Quad Memory Cell Diode Steering for 3D Array Isolation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In three-dimensional memory devices, existing designs face challenges in individually addressing resistivity switching storage elements due to the layout of diodes and contacts, leading to unintentional activation of adjacent memory cells.
Innovation Solution
The implementation of diode steering elements that are shared among multiple resistivity switching storage elements, allowing for a larger diode area relative to the contact area, enabling stronger current application to specific storage elements while preventing current flow through adjacent elements, and the use of a bypass notch and off-parallel layout of X and Y lines to isolate diodes and address elements individually.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If diodes and contacts are arranged in conventional layouts, then memory cells can be formed, but individual addressing of storage elements is difficult and adjacent cells are unintentionally activated
Solution Approach 1:
The diode structure is segmented into multiple regions (first diode region, second diode region) that can be independently controlled. Each diode region is associated with specific storage elements, allowing selective activation of individual cells by controlling which diode region conducts current, thus preventing unwanted activation of adjacent cells
Solution Approach 2:
Different regions of the diode structure have different electrical properties and functions. The first diode region has different characteristics than the second diode region, allowing local control of current flow paths. This enables precise addressing by exploiting the different conduction properties of different diode regions
2Power
If diode area is increased to allow stronger current application, then programming capability improves, but device area increases
Solution Approach 1:
Multiple diode regions share common contacts and overlapping control structures. The first and second diode regions share bit line contacts and word line contacts, allowing the structure to achieve the functionality of larger diodes while using shared infrastructure to reduce overall area consumption
Solution Approach 2:
The diode structure and contacts serve multiple functions simultaneously. Single contacts serve multiple diode regions, and diode regions provide multiple conduction paths. This multi-functionality allows stronger current application through multiple parallel paths without proportionally increasing device area
3Productivity
If conventional rail-stack layouts are used, then memory arrays can be formed, but sneak paths prevent accurate cell selection
Solution Approach 1:
The multi-region diode structure acts as an intermediary control element between the bit line and word line. By controlling which diode region conducts, the system can selectively enable specific storage elements while blocking sneak paths through unselected cells, thus improving selection accuracy without reducing array density
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution allows for precise addressing of individual memory cells, reducing sneak paths and enhancing the ability to apply stronger currents, thereby improving the efficiency and accuracy of memory cell operations in three-dimensional memory arrays.
Implementation Method 1
at least three resistivity switching storage elements
Implementation Method 2
a diode steering element electrically contacts the first electrode and the at least three resistivity switching storage elements
Data Source
AI summary
A non-volatile memory device includes a first electrode, a diode steering element, at least three resistivity switching storage elements, and a second electrode. The diode steering element electrically contacts the first electrode and the at least three resistivity switching storage elements. The second electrode electrically contacts only one of the at least three resistivity switching storage elements.