Quadrature Phase Shifter With Embedded Frequency Multiplication
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional phase shifters face limitations such as limited phase error reduction in the mm-wave range, reduced robustness to PVT variations, increased silicon area occupation, and non-negligible power consumption.
Innovation Solution
A phase shifter with embedded frequency multiplier functionality, where a phase-locked loop and other circuit elements operate at a fraction of the frequency to counter frequency pulling from the power amplifier, allowing simultaneous phase shifting and frequency multiplication operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If conventional phase shifters are used in the mm-wave range, then phase shifting functionality is provided, but phase error reduction is limited and robustness to PVT variations deteriorates
Solution Approach 1:
The patent combines frequency multiplication and phase shifting functions into a single integrated circuit block. The frequency multiplier inherently provides phase shifting capability, eliminating the need for separate phase shifter components. This integration improves phase error reduction while maintaining robustness to PVT variations through unified circuit design and shared signal paths.
Solution Approach 2:
The frequency multiplier circuit is designed to perform multiple functions simultaneously: frequency multiplication, phase shifting, and impedance transformation. This multi-functionality allows the circuit to achieve precise phase control while adapting to PVT variations through its inherent design characteristics, resolving the contradiction between measurement precision and reliability.
2Adaptability or versatility
If separate frequency multiplier and phase shifter circuits are used, then both functions are provided, but silicon area occupation increases
Solution Approach 1:
The patent merges the frequency multiplier and phase shifter into a single integrated circuit block, where the frequency multiplication process inherently generates phase-shifted outputs. This eliminates the need for separate phase shifter components, significantly reducing silicon area occupation while maintaining both frequency multiplication and phase shifting functionalities.
Solution Approach 2:
The frequency multiplier circuit is designed as a multi-functional block that simultaneously performs frequency multiplication, phase shifting, and impedance matching. This universal design provides adaptability for various radar applications while minimizing the required silicon area by eliminating redundant circuitry.
3Ease of operation
If conventional phase shifters are used, then phase shifting is provided, but power consumption is non-negligible
Solution Approach 1:
The patent combines frequency multiplication and phase shifting functions in a single circuit block, eliminating the need for separate active phase shifter components that would consume additional power. The frequency multiplier inherently provides phase shifting capability through its operation, reducing overall power consumption while maintaining ease of operation.
Solution Approach 2:
The multi-functional frequency multiplier circuit performs phase shifting as an inherent part of its operation rather than requiring separate dedicated phase shifter circuits. This universal design reduces power consumption by eliminating redundant active components while maintaining full phase shifting capability for radar beam scanning operations.
Data Source
Figure 1
Figure 2
Figure 3A~3C
AI summary
A method, comprising: receiving (IN1) a first input signal (V1) oscillating at an input frequency; receiving (PC1) a first set of control signals (B1); receiving (IN2) a second input signal (V2) oscillating at the input frequency and in quadrature with the first input signal (V1); receiving (PC2) a second set of control signals (B2); applying first signal processing (121) to the first input signal (V1) and to the first set of control signals (B1), providing a first output signal (O1) as a result, the first output signal (O1) oscillating at a first output frequency based on (e.g., multiple of) the input frequency (f0) and having an output signal amplitude based on the amplitude of at least one first control signal (IB1) in the first set of control signals (B1); applying second signal processing (122) to the second input signal (V2) and to the second set control signals (B2), providing a second output signal (O2) as a result, the second output signal (O2) oscillating at the first output frequency and having an output signal amplitude based on the amplitude of at least one second control signal (IB2) in the second set of control signals (B2); based on the first output signal (O1) and the second output signal (O2), providing (14) a further output signal (OUT) as a result. The further output signal (OUT) oscillates at an output signal frequency equal to the first output frequency and has a phase shift based on a ratio of signal amplitudes of at least one control signal (IB1) in said first set of control signals (B1) and of at least one control signal (IB2) in said second set of control signals (B2).