Quantum Device Coupling Lattice for Crosstalk Suppression

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing quantum devices face challenges in reducing crosstalk effects and optimizing wiring space for arrays of couplers and qubits, particularly in four-body interaction configurations, where efficient wiring configurations are not well-defined, leading to potential signal interference and space inefficiencies.

Innovation Solution

A quantum device with a two-dimensional array of couplers and qubits is designed, featuring alternating capacitive and inductive coupling ports, which reduces crosstalk by separating inductive coupling ports of adjacent couplers and arranging capacitive and inductive coupling ports of qubits and couplers in a regular lattice pattern, thereby minimizing signal interference while conserving wiring space.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If a two-dimensional array of couplers and qubits is arranged in a compact lattice pattern, then wiring space is reduced, but crosstalk between adjacent components increases

Engineering Contradiction:
Improvewiring spaceVSAvoidcrosstalk
Core Design Contradiction:
Area of stationary objectVSObject-generated harmful factors

Solution Approach 1:

The patent segments the coupling mechanism into two distinct types: capacitive coupling ports and inductive coupling ports. By dividing the coupling function into separate segments with different physical characteristics, the design enables compact arrangement while managing crosstalk through the complementary nature of the two coupling types.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies local quality by assigning different coupling port types to different locations in the lattice. Specifically, capacitive coupling ports are positioned at certain vertices while inductive coupling ports are positioned at adjacent vertices, creating local variations in coupling characteristics that reduce crosstalk while maintaining compactness.

Inventive Principle:
Principle #3Local quality

2Object-generated harmful factors

If inductive coupling ports of adjacent couplers are separated, then crosstalk is reduced, but wiring complexity increases

Engineering Contradiction:
ImprovecrosstalkVSAvoidwiring structure
Core Design Contradiction:
Object-generated harmful factorsVSDevice complexity

Solution Approach 1:

The patent merges the functions of capacitive and inductive coupling into a unified lattice structure where both types of coupling ports are integrated at the vertices of the same geometric framework. This combining approach allows the system to achieve crosstalk reduction through separation of inductive ports while maintaining overall wiring simplicity through the regular lattice pattern.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The lattice vertices serve multiple functions: they host both capacitive and inductive coupling ports, act as connection points for both qubits and couplers, and provide a regular geometric framework that simplifies routing. This multi-functionality reduces wiring complexity despite the separation requirements for crosstalk mitigation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Area of stationary object

If capacitive and inductive coupling ports are arranged in a regular lattice pattern, then space efficiency is improved, but signal interference may increase

Engineering Contradiction:
Improvewiring spaceVSAvoidsignal interference
Core Design Contradiction:
Area of stationary objectVSObject-affected harmful factors

Solution Approach 1:

The patent introduces asymmetry into the otherwise regular lattice pattern by alternating the placement of capacitive and inductive coupling ports at adjacent vertices. This asymmetric arrangement within the symmetric lattice framework breaks up potential interference patterns while maintaining the space efficiency of the regular structure.

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The regular lattice structure acts as an intermediary framework that organizes the capacitive and inductive coupling ports in a predictable geometric pattern. This intermediary structure enables systematic spacing and arrangement that reduces signal interference while maximizing space utilization.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration effectively suppresses crosstalk between signals and achieves a compact wiring layout, enhancing signal quality and efficiency in quantum computing applications.

Implementation Method 1

a capacitive coupling port of the second coupler disposed in a vicinity thereof

Methodology Applied
Scientific EffectCapacitive coupling: Capacitance

Implementation Method 2

an inductive coupling port of the second qubit disposed in a vicinity thereof

Methodology Applied
Scientific EffectInductive coupling: Electromagnetic Induction

Data Source

PatentUS20250005416A1Quantum device
Publication Date: 2025.01.02 NEC CORP
  • US20250005416A1 patent drawing
  • US20250005416A1 patent drawing
  • US20250005416A1 patent drawing

AI summary

A quantum device includes a first unit region with a first coupler, a first qubit, a second coupler, and a second qubit located on first to fourth vertices in this order, and a second unit region with the first coupler, the second qubit, a third coupler and a third qubit located on first to fourth vertices in this order, the first and fourth vertices of the first unit region being the first and second vertices of the second unit region. The first unit region includes a capacitive coupling port of the second coupler, and an inductive coupling port of the second qubit, in vicinities of the second coupler and the second qubit. The second unit region includes a capacitive coupling port of the second qubit, and an inductive coupling port of the third coupler in vicinities of the second qubit and the third coupler.