Quantum Circuit Simulation Sparse State Partitioning

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current quantum circuit simulation technologies face limitations in efficiently simulating small quantum systems due to memory and processing resource constraints, particularly for systems with fewer than 26 qubits, where operational overhead and latency factors dominate execution times, limiting the scalability of distributed state vector simulation.

Innovation Solution

The approach involves partitioning the quantum state into sparse state vector partitions, applying gate grouping, gate complexity, and qubit ordering optimization algorithms, and evaluating these partitions using a cost evaluation function to optimize their execution on the available simulation platform, thereby reducing memory allocations and read/write operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If distributed state vector simulation is used for quantum circuits with fewer than 26 qubits, then the simulation can be executed on available computing platforms, but memory allocations and read/write operations create significant latency that dominates execution time

Engineering Contradiction:
Improveexecution speedVSAvoidmemory latency
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The state vector is divided into multiple partitions, each representing a subset of quantum states. This segmentation allows the simulation to process only relevant partitions rather than the entire state vector, reducing memory access operations and latency while maintaining simulation accuracy for the quantum circuit execution.

Inventive Principle:
Principle #1Segmentation

2Loss of time

If the quantum state is partitioned into multiple state vector partitions, then memory access operations are reduced, but the complexity of managing and coordinating partitions increases

Engineering Contradiction:
Improvememory operation timeVSAvoidpartition management complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

A partition management system acts as an intermediary that automatically handles the coordination, allocation, and synchronization of state vector partitions across computing resources. This intermediary layer abstracts the complexity of partition management from the core simulation logic, reducing memory operation time while managing partition complexity systematically.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If gate grouping and qubit ordering optimizations are applied to state vector partitions, then execution efficiency is improved, but the preprocessing time and computational overhead increase

Engineering Contradiction:
Improvesimulation efficiencyVSAvoidpreprocessing time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

Gate grouping and qubit ordering optimizations are performed in advance as preliminary actions before the main quantum circuit simulation begins. These preprocessing steps organize the quantum operations and qubit arrangements to maximize simulation efficiency during execution, reducing the computational overhead during the actual simulation while accepting increased preprocessing time.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20240311667A1Simulating quantum computing circuits using sparse state partitioning
Publication Date: 2024.09.19 NVIDIA CORP
  • US20240311667A1 patent drawing
  • US20240311667A1 patent drawing
  • US20240311667A1 patent drawing

AI summary

In various examples, systems and methods for simulating quantum circuits using sparse state partitioning are provided. The quantum state of a quantum circuit may be partitioned into one or more state vector partition candidates that may form sparse state partitions that avoid memory operations for one or more state elements of the quantum circuit's state vector. Gate grouping, gate complexity, and/or qubit ordering optimization algorithms may be applied and the state vector partition candidate evaluated against a computing platform topology profile using a cost evaluation function. The cost evaluation function may estimate an efficiency associated with executing that state vector partition candidate given the processing resources of the currently available simulation platform for running the simulation. A state vector partition candidate optimized for the simulation platform may be passed to the simulation platform as a set of state vector partitions in order to simulate the quantum circuit.