Quantum State Preparation Circuit Depth Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current quantum state preparation circuits have a circuit depth of O(2n), which is not optimal, leading to inefficiencies in quantum algorithm operations.

Innovation Solution

A method involving the determination of unitary operators for encoding qubits into control and target registers, phase shifting, and combining diagonal unitary matrix quantum circuits with single-bit gates to create uniform control gates, ultimately forming a quantum state preparation circuit with reduced depth.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If conventional quantum state preparation circuits are used, then the quantum state can be prepared, but the circuit depth is O(2n) which is not optimal and reduces operating efficiency

Engineering Contradiction:
Improveoperating efficiency of quantum algorithmsVSAvoidcircuit depth
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent segments the quantum state preparation circuit into multiple components: a first quantum state preparation circuit that prepares an intermediate state, and a second quantum state preparation circuit that completes the preparation. This segmentation allows each sub-circuit to be optimized independently, reducing the overall circuit depth from O(2n) to O(2n/n) while maintaining the ability to prepare the desired quantum state.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies preliminary action by preparing an intermediate quantum state before the final state preparation. The first quantum state preparation circuit creates this intermediate state that is closer to the target state, reducing the complexity of the subsequent second circuit. This preliminary preparation step is key to achieving the reduced circuit depth of O(2n/n).

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20230351237A1Quantum state preparation circuit generation method and apparatus, quantum chip, and electronic device
Publication Date: 2023.11.02 TENCENT TECHNOLOGY (SHENZHEN) CO LTD
  • US20230351237A1 patent drawing
  • US20230351237A1 patent drawing
  • US20230351237A1 patent drawing

AI summary

The present disclosure relates to a quantum state preparation circuit generation method and apparatus, a quantum chip, and an electronic device. The quantum chip may be applied to various intelligent terminals and on-board devices. The method includes: determining a first unitary operator respectively encoding rc qubits and rt qubits into a control register and a target register; acquiring at least two second unitary operators for performing phase shifting on the n qubits; determining a third unitary operator for replacing a qubit of the control register and a qubit of the target register; generating diagonal unitary matrix quantum circuits based on the first, second, third, fourth unitary operators, and a diagonal unitary matrix operator; combining the diagonal unitary matrix quantum circuits with a single-bit gate to obtain at least two uniform control gates; and combining the at least two uniform control gates into a quantum state preparation circuit.