Radial Half-Bridge Layout for Uniform Current Sharing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing half-bridge circuits with multiple transistor devices coupled in parallel face issues with non-uniform current sharing due to uneven physical arrangement, leading to reduced current carrying capability and increased switching losses.
Innovation Solution
A circuit layout is designed where pairs of switches are arranged to have equalized physical distance to the output connector and voltage nodes, with high side and low side switches oriented alternately around a central output connector, and bypass capacitors are uniformly distributed to ensure balanced current distribution across all pairs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If multiple transistor devices are coupled in parallel to increase current carrying capability, then the current carrying capability is improved, but non-uniform current sharing occurs due to uneven physical arrangement
Solution Approach 1:
The patent applies asymmetry by strategically positioning transistor devices at different radial distances from the central output connector. Specifically, devices are arranged with varying distances (e.g., first distance for high-side switches, second distance for low-side switches) to compensate for inherent circuit asymmetries and achieve uniform current sharing. This deliberate asymmetric layout counterbalances the natural current distribution imbalances that would otherwise occur in parallel configurations.
Solution Approach 2:
The patent implements equipotentiality by ensuring that all transistor devices are positioned to have equal electrical potential conditions relative to the output connector. This is achieved through careful control of trace lengths, via placements, and grounding arrangements so that each device experiences identical voltage drops and impedance conditions, thereby enabling uniform current sharing across all parallel devices.
2Manufacturing precision
If transistor devices are arranged to equalize physical distance to output connector, then current sharing uniformity is improved, but circuit layout complexity increases
Solution Approach 1:
The patent applies segmentation by dividing the circuit layout into distinct radial zones around the central output connector. Devices are grouped into segments at different radial distances, with each segment optimized for specific functions (e.g., high-side switches at one distance, low-side switches at another). This segmented approach simplifies the overall layout design by creating modular, repeatable patterns rather than requiring unique positioning for each device.
Solution Approach 2:
The patent transitions from a conventional planar two-dimensional layout to a radial three-dimensional arrangement around a central output connector. By organizing devices in concentric rings at different radial distances and angular positions, the design achieves better current sharing uniformity while maintaining manageable complexity through the inherent symmetry of the radial geometry. This dimensional reorganization allows multiple devices to be equidistant from the output in a natural, scalable pattern.
3Loss of energy
If pairs of switches are arranged with equalized physical distance to output connector, then switching losses are reduced, but parasitic inductance may increase due to larger loop areas
Solution Approach 1:
The patent applies local quality by optimizing the immediate vicinity of each transistor device individually. Each device is positioned with specific attention to its local return path, grounding arrangement, and trace geometry to minimize its contribution to parasitic inductance. This localized optimization allows devices to be placed at equalized distances from the output connector (reducing switching losses) while each device's local layout compensates for potential inductance increases through careful trace routing and via placement.
Data Source
AI summary
In an embodiment, a circuit layout is provided that comprises a half-bridge circuit and a substrate having a major surface. The half-bridge circuit comprises a high voltage node, a low voltage node and an output node. A high side switch and a low side switch are coupled in series and provide a pair and n pairs are coupled in parallel between the high voltage node and the low voltage node, wherein n ≥ 2. The output node is provided by an output connector on the major surface of the substrate. The output connector has an axis perpendicular to the major surface of the substrate and the n pairs are arranged on the major surface of the substrate and are uniformly distributed around the axis of the output connector.