RAID Storage Layout for Quantum Circuit Simulation at 50+ Qubits

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing quantum circuit simulation technologies face significant challenges due to exponentially increasing memory requirements, which current supercomputers struggle to address, especially for circuits with 50 qubits or more, and are prohibitively expensive for ordinary users.

Innovation Solution

A storage system utilizing multiple high-capacity storage devices, such as HDDs, SSDs, or NVMe, connected via a RAID expansion card, to simulate quantum circuits without the need for supercomputers, enabling efficient data access and management.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If supercomputers are used to simulate quantum circuits, then computational power is improved, but cost and accessibility deteriorate

Engineering Contradiction:
Improvecomputational powerVSAvoidcost and accessibility
Core Design Contradiction:
PowerVSEase of manufacture

Solution Approach 1:

The patent replaces expensive supercomputers with inexpensive commercial off-the-shelf (COTS) storage devices that can be readily purchased by ordinary users. These storage devices, while individually less powerful, collectively provide sufficient computational capability for quantum circuit simulation through parallel processing, making the technology accessible and cost-effective

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

2Quantity of substance

If memory capacity is increased to handle quantum circuit simulation, then simulation capability is improved, but device complexity and cost deteriorate

Engineering Contradiction:
Improvememory capacityVSAvoiddevice complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent divides the required memory capacity across multiple independent storage devices instead of using a single large-capacity memory system. Each storage device operates independently, managing its own portion of the quantum circuit simulation data, which simplifies individual device design while collectively providing the necessary total capacity

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent uses commercial off-the-shelf storage devices that serve multiple purposes - they provide both the necessary memory capacity for quantum circuit simulation and function as standard storage devices for other computational tasks, eliminating the need for specialized expensive memory hardware

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Speed

If access speed to storage devices is improved, then data retrieval efficiency is improved, but device complexity deteriorates

Engineering Contradiction:
Improvedata access speedVSAvoiddevice complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent implements a prefetching mechanism that loads quantum circuit simulation data into the storage system before it is actually needed for processing. This preliminary action allows data to be staged and organized in advance, enabling faster access during actual computation without requiring complex high-speed storage hardware

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20260037851A1Storage System for Simulation of Quantum Circuit
Publication Date: 2026.02.05 SEOUL NATIONAL UNIVERSITY R&DB FOUNDATION
  • US20260037851A1 patent drawing
  • US20260037851A1 patent drawing
  • US20260037851A1 patent drawing

AI summary

A storage system for simulating a quantum circuit includes multiple storage devices, wherein the multiple storage devices may be connected to a host device through a redundant array of independent disks (RAID) expansion card and may read data consecutively stored in a first storage device among the multiple storage devices to a main memory with a single access to the first storage device in response to a data read request for an operation in the main memory of the host device.