Ramp-Reference ADC Architecture for Lower Area and Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing demand for high-speed operation of multiple analog-to-digital converters (ADCs) in image processing devices leads to significant area and power consumption challenges.
Innovation Solution
The proposed solution includes a comparator, counter, register, and control circuit with a blocking capacitor, along with a reference voltage generator and control circuit, to reduce area and power consumption by optimizing the ADC architecture.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If a large number of ADCs are used to process increased data amounts, then data processing capability is improved, but area and power consumption increase significantly
Solution Approach 1:
The patent merges multiple ADC operations into a single ADC by implementing a time-division multiplexing architecture where one ADC serves multiple pixel columns sequentially. The row decoding circuit selects different columns at different time periods, allowing the same ADC to process data from multiple columns without requiring separate ADCs for each column, thereby reducing the total area while maintaining high data processing capability
Solution Approach 2:
The patent employs periodic action by operating the single ADC in time-division mode where it sequentially converts analog signals from different pixel columns in alternating time periods. The row decoding circuit periodically switches between different column selections, enabling one ADC to handle multiple columns through time-multiplexed operation, thus reducing area while preserving productivity
2Productivity
If a large number of ADCs are used to process increased data amounts, then data processing capability is improved, but power consumption increases when operating at high speed
Solution Approach 1:
The patent merges the functionality of multiple ADCs into a single ADC through time-division multiplexing, where one ADC sequentially processes analog signals from multiple pixel columns. This consolidation reduces the total power consumption compared to operating multiple independent ADCs at high speed, while still achieving high data processing capability through efficient time-multiplexed operation
Solution Approach 2:
The patent implements periodic action by having the single ADC operate in alternating time periods to convert analog signals from different pixel columns. The row decoding circuit periodically switches between columns, allowing the ADC to process multiple columns sequentially at lower individual power levels while maintaining high overall data processing capability
3Speed
If multiple ADCs operate at high speed, then data processing capability is improved, but area increases significantly
Solution Approach 1:
The patent employs periodic action by operating the single ADC at high speed in time-division mode, where it rapidly switches between processing analog signals from different pixel columns in alternating time periods. This high-speed periodic operation allows one ADC to replace multiple slower ADCs, achieving the same data processing capability with significantly reduced area
Solution Approach 2:
The patent implements dynamics by making the ADC operation time-varying through the row decoding circuit's column selection switching. The ADC dynamically processes different column data at different time periods, enabling a single ADC to perform the work of multiple ADCs through time-multiplexed high-speed operation, thereby reducing area while maintaining speed
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration reduces power consumption and area requirements while maintaining high-speed operation, effectively addressing the challenges posed by multiple ADCs in image processing devices.
Implementation Method 1
a blocking capacitor connected to the first input terminal and configured to transmit the input signal to the first input terminal
Data Source
Figure 1
Figure 2
Figure 3
AI summary
An ADC device includes: a comparator having first and second input terminals and an output terminal and being configured to compare an input signal input through the first input terminal with a reference voltage input through the second input terminal to output a comparison result value through the output terminal, the reference voltage being decreased by a preset value from a previous value in response to a clock signal; a counter configured to output a digital count value that increases each time the clock signal toggles; a register configured to latch the digital count value based on the comparison result value and generate a digital value corresponding to the input signal based on the latched digital count value; a blocking capacitor connected to the first input terminal and configured to transmit the input signal to the first input terminal; and a control circuit configured to generate the clock signal.