Random Number Processing Circuit Using Resistive Memory Cells
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current security measures for ICs, such as encryption keys stored in non-volatile memory, are vulnerable to side channel attacks like Differential Power Analysis (DPA), which can compromise encryption keys without physical damage, and existing Physically Unclonable Function (PUF) technologies face challenges in generating stable and secure digital ID data due to manufacturing variations and error rates.
Innovation Solution
A random number processing device generates unique random number data by combining resistance value information from non-volatile resistive memory cells, utilizing reversible resistance transitions and error correction to create secure digital ID data resistant to side channel attacks, with a focus on low bias probability and high generation speed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Duration of action of stationary object
If encryption keys are stored in non-volatile memory, then key information can be retained, but the IC becomes vulnerable to side channel attacks like DPA that can extract keys during operation
Solution Approach 1:
The patent introduces a random number generation circuit as an intermediary between the encryption key storage and the encryption/decryption operations. This circuit generates unpredictable random numbers that are used to mask or XOR the encryption keys during processing, creating a mediator layer that prevents direct correlation between power consumption patterns and the actual key values, thereby defending against DPA attacks while maintaining key retention capabilities
2Object-affected harmful factors
If leading-edge fine process is used to prevent probe attacks, then physical probing is prevented, but manufacturing precision requirements increase and device complexity rises
Solution Approach 1:
The patent replaces the reliance on mechanical/physical protection measures (such as using fine wiring to prevent probe insertion) with an electronic/software-based solution. By implementing random number generation and masking operations, the system achieves security through logical obfuscation rather than physical barriers, thereby avoiding the need for leading-edge fine process manufacturing while still preventing probe attacks from extracting key information
3Productivity
If random number generation speed is increased, then generation speed improves, but bias probability may increase reducing randomness quality
Solution Approach 1:
The patent segments the random number generation process into multiple independent stages: harvesting entropy from physical sources (such as thermal noise or timing variations), processing through multiple mixing functions, and applying cryptographic transformations. This segmentation allows each stage to contribute to both speed (through parallel processing capabilities) and quality (through cumulative entropy mixing), achieving high-speed generation while maintaining low bias probability and high randomness quality
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution provides enhanced security by generating low-bias random numbers quickly, reducing error rates, and increasing the resistance of ICs to side channel attacks, ensuring secure encryption and authentication.
Implementation Method 1
a resistance value of each of the memory cells reversibly transition between resistance value ranges including the at least one resistance value range
Data Source
AI summary
A random number processing device according to an aspect of the present disclosure is a random number processing device generating random number data by using data read from memory cells, the memory cells having a property such that, in a variable state, in response to application of different electrical signals, a resistance value of each of the memory cells reversibly transitions between resistance value ranges and, when the resistance value falls within at least one resistance value range among the resistance value ranges, the resistance value changes as time passes, the random number processing device including a random number processing circuit that, in operation, generates first random number data from a combination of first resistance value information and second resistance value information about the resistance values of first and second memory cells among the memory cells which fall within the at least one resistance value range.