Ray Tracing Circuitry Denormal Value Handling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing ray tracing technologies face high computational costs and inefficiencies due to the need to test virtual rays for intersections with numerous objects in complex scenes, particularly when using programmable shader cores without hardware acceleration.

Innovation Solution

The implementation of specialized ray tracing circuitry with floating-point processing units that operate at a given precision and employ directed rounding modes to convert denormal values into normal values, reducing latency and improving performance through pipelined operations and parallel processing, specifically in the context of graphics processing units (GPUs) with hardware accelerators.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If denormal floating-point values are processed in ray tracing operations, then precision is maintained for very small values, but processing latency increases and computational efficiency decreases

Engineering Contradiction:
Improvefloating-point precisionVSAvoidprocessing latency
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent changes the parameter of floating-point value representation by detecting denormal values and converting them to normal values through exponent adjustment. This transformation maintains the numerical precision needed for ray tracing while eliminating the performance penalty associated with denormal value processing, as normal values can be processed more efficiently by the floating-point circuitry.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If hardware ray tracing accelerators are implemented, then ray intersection detection speed increases, but integrated circuit area increases

Engineering Contradiction:
Improveray tracing speedVSAvoidintegrated circuit area
Core Design Contradiction:
ProductivityVSArea of stationary object

Solution Approach 1:

The patent segments the floating-point processing function into specialized circuitry within the ray tracing accelerator that specifically handles denormal value detection and conversion. Rather than implementing a full floating-point unit, only the essential denormal handling logic is integrated, providing the performance benefit of hardware acceleration while minimizing the area overhead through functional segmentation.

Inventive Principle:
Principle #1Segmentation

3Productivity

If directed rounding mode is applied to convert denormal values to normal values, then computational efficiency improves, but potential precision loss occurs for very small values

Engineering Contradiction:
Improvecomputational efficiencyVSAvoidvalue precision
Core Design Contradiction:
ProductivityVSMeasurement precision

Solution Approach 1:

The patent applies preliminary action by detecting denormal values before they enter the main ray tracing computation pipeline and converting them to normal values in advance. This preprocessing step ensures that subsequent computations operate on normal values which can be processed more efficiently, while the conversion is performed with appropriate rounding to minimize precision loss. The directed rounding mode is applied systematically to ensure predictable and controlled precision behavior.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11887242B2Circuitry and method
Publication Date: 2024.01.30 ARM LTD
  • US11887242B2 patent drawing
  • US11887242B2 patent drawing
  • US11887242B2 patent drawing

AI summary

Circuitry comprises ray tracing circuitry comprising a plurality of floating-point circuitries to perform floating-point processing operations to detect intersection between a virtual ray defined by a ray direction and a test region, the floating-point circuitries operating to a given precision to generate an output floating-point value comprising a significand and an exponent; in which at least some of the plurality of floating-point circuitries are configured to round using a predetermined directed rounding mode any denormal floating-point value generated by operation of that circuitry so as to output normal values, a denormal floating-point value being a floating-point value in which the significand comprises one or more leading zeroes.