Read Cache Memory Using DRAM and Dual NAND Arrays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face challenges in providing efficient read cache memory solutions that offer high density, low energy consumption, and reduced latency while maintaining a cost-effective structure.
Innovation Solution
The proposed solution involves a read cache memory apparatus comprising a first DRAM array, a first and a second NAND array, and a controller that manages data movement between these components. This configuration allows for caching DRAM data into NAND, creating a tiered memory system that reduces latency and energy usage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If DRAM is used as cache memory, then access speed is improved, but cost and energy consumption increase
Solution Approach 1:
The memory system is segmented into multiple tiers: fast DRAM cache for frequently accessed data and slower NAND flash for bulk storage. This segmentation allows the system to achieve high access speeds for hot data while using energy-efficient storage for cold data, resolving the contradiction between speed and energy consumption.
Solution Approach 2:
Different memory technologies are assigned to different data types based on their access patterns. DRAM provides high-speed access for active cache data, while NAND flash provides cost-effective storage for less frequently accessed data. This local quality differentiation optimizes both performance and energy efficiency for different data segments.
2Quantity of substance
If NAND flash is used for storage, then density and cost are improved, but access latency increases
Solution Approach 1:
Data that is likely to be accessed is pre-loaded into the DRAM cache from NAND flash before actual access occurs. This preliminary action of anticipating and preparing data in faster memory reduces the perceived access latency for frequently accessed data while maintaining the high density benefits of NAND flash storage.
Solution Approach 2:
The DRAM cache acts as an intermediary between the host system and the NAND flash storage. It buffers read requests and serves data from its faster memory, reducing the time the host waits for data while the background system continues to manage data between DRAM and NAND flash.
3Speed
If DRAM cache is implemented, then access speed is improved, but device complexity increases
Solution Approach 1:
The memory system includes automated policies and controllers that manage data movement between DRAM and NAND flash without requiring complex host intervention. The system self-monitors access patterns, automatically promotes frequently accessed data to DRAM cache, and evicts less frequently accessed data, simplifying the overall device architecture while maintaining high performance.
4Quantity of substance
If NAND flash is used for cache, then capacity is improved, but endurance decreases due to erase cycles
Solution Approach 1:
The system uses DRAM as a shorter-lived, higher-endurance cache layer that absorbs write amplification and erase cycle stress. Less frequently accessed data is stored in NAND flash, which has lower endurance but sufficient life for cold storage. This differentiation protects the high-endurance DRAM from excessive wear while maintaining adequate capacity through the larger NAND flash layer.
Data Source
AI summary
The present disclosure includes methods and apparatuses for read cache memory. One apparatus includes a read cache memory apparatus comprising a first DRAM array, a first and a second NAND array, and a controller configured to manage movement of data between the DRAM array and the first NAND array, and between the first NAND array and the second NAND array.