Read Preamble for Flash Memory Data Capture Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As clock frequencies increase in serial peripheral interface (SPI) bus operations, the time available for data capture in FLASH memory devices becomes limited due to the shrinking clock period, making it difficult for host devices to reliably latch data without relying on specific clock edges, which can lead to reduced throughput and efficiency in data transfer.

Innovation Solution

Implementing a read preamble, a known sequence of bits, that is output by the memory device during a latency period prior to data transfer, allowing the host device to analyze timing characteristics and identify an optimal capture point within the data valid window, thereby increasing the skew time for data capture and enhancing throughput.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If clock frequency is increased to improve data transfer speed, then throughput is improved, but the time available for data capture becomes limited and reliability of data latching deteriorates

Engineering Contradiction:
Improvedata transfer throughputVSAvoiddata capture reliability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies preliminary action by outputting a read preamble sequence before the actual data during the latency period. This allows the host device to perform timing analysis and determine the optimal capture point in advance, ensuring reliable data latching even at high clock frequencies where the data valid window is limited.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The read preamble acts as an intermediary element between the memory device and the data. It provides timing reference information that mediates the synchronization between clock signal and data valid window, enabling the host device to accurately determine when to capture data without relying on specific clock edges.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If data is captured at specific clock edges to ensure reliable latching, then data capture reliability is improved, but throughput and efficiency are reduced due to constrained timing options

Engineering Contradiction:
Improvedata latching reliabilityVSAvoiddata transfer throughput
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies dynamics by making the data capture timing flexible rather than fixed to specific clock edges. The host device dynamically determines the optimal capture point based on timing analysis of the read preamble, allowing it to adapt to varying latency conditions and maximize the data valid window for improved throughput.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the timing parameter by allowing the capture point to vary within the data valid window rather than being fixed. By analyzing the read preamble timing characteristics, the host device can adjust the capture timing parameter to optimize both reliability and throughput based on actual latency measurements.

Inventive Principle:
Principle #35Parameter changes

3Speed

If the data valid window is shortened due to high clock frequencies, then clock period is reduced and speed is improved, but the margin for error in data capture timing is reduced

Engineering Contradiction:
Improveclock frequencyVSAvoiddata capture timing margin
Core Design Contradiction:
SpeedVSLoss of time

Solution Approach 1:

The patent applies feedback by using the read preamble to provide timing information back to the host device. The host analyzes the timing characteristics of the preamble and uses this feedback to determine the optimal capture point, ensuring adequate timing margin even when the overall data valid window is shortened by high clock frequencies.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The read preamble provides preliminary timing information before the actual data arrives. This allows the host device to prepare and set the optimal capture point in advance, maximizing the utilization of the limited data valid window and maintaining adequate timing margin at high clock frequencies.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8244964B2Read preamble for data capture optimization
Publication Date: 2012.08.14 INFINEON TECHNOLOGIES LLC
  • US8244964B2 patent drawing
  • US8244964B2 patent drawing
  • US8244964B2 patent drawing

AI summary

Systems and/or methods are provided that facilitate data capture optimization for devices accessing memories via a bus. In an aspect, a memory can output a read preamble prior to pushing data onto a bus. The read preamble can be a known sequence of one or more bits. A host device accessing the memory via the bus can analyze the read preamble and, particularly, timing characteristics of the read preamble. The timing characteristics can be utilized to identify an optimal capture point within a window of data validity.