Read Threshold Adjustment for Non-Binary Memory Cells

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory devices face challenges in accurately reading data due to shifts in read thresholds over time, leading to uncorrectable errors that conventional error correction codes cannot correct, especially after program-erase cycles and temperature changes.

Innovation Solution

Implementing read threshold adjustment techniques using counters to track logic values and adjust read thresholds dynamically, allowing for accurate correction of errors by shifting thresholds based on the balance of logic values in stored codewords.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional error correction codes are used to read data from memory cells, then basic error correction is achieved, but uncorrectable errors occur due to read threshold shifts over time and after program-erase cycles

Engineering Contradiction:
Improvedata reading accuracyVSAvoiduncorrectable errors
Core Design Contradiction:
ReliabilityVSLoss of information

Solution Approach 1:

The patent implements dynamic read threshold adjustment by shifting reference voltages based on the distribution of logic values in the codeword. Instead of using fixed read thresholds, the system adaptively modifies thresholds to align with the actual data distribution, thereby correcting errors that would otherwise be uncorrectable by conventional static error correction codes.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the read threshold parameter dynamically by applying voltage shifts proportional to the imbalance in logic values. This parameter adjustment allows the read operation to adapt to threshold drift caused by aging, temperature, and program-erase cycles, converting uncorrectable errors into correctable ones.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If multiple read attempts are performed to correct errors, then data accuracy improves, but the lifespan of memory devices decreases due to increased wear

Engineering Contradiction:
Improvedata accuracyVSAvoidmemory device lifespan
Core Design Contradiction:
ReliabilityVSDuration of action of stationary object

Solution Approach 1:

The patent performs preliminary analysis of the codeword's logic value distribution before executing read operations. By determining the imbalance in logic values in advance, the system can pre-adjust the read thresholds to match the expected data distribution, ensuring accurate reading on the first attempt and avoiding multiple read cycles that would accelerate memory wear.

Inventive Principle:
Principle #10Preliminary action

3Device complexity

If fixed read thresholds are used for reading memory cells, then device complexity is reduced, but measurement precision deteriorates due to threshold shifts from program-erase cycles and temperature changes

Engineering Contradiction:
Improveread operation simplicityVSAvoidread threshold accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The system incorporates feedback by analyzing the distribution of logic values in the read codeword and using this information to adjust subsequent read thresholds. This feedback mechanism allows the system to compensate for threshold shifts caused by program-erase cycles and temperature variations, maintaining high measurement precision without significantly increasing device complexity.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS11934688B2Read threshold adjustment techniques for non-binary memory cells
Publication Date: 2024.03.19 MICRON TECHNOLOGY INC
  • US11934688B2 patent drawing
  • US11934688B2 patent drawing
  • US11934688B2 patent drawing

AI summary

Methods, systems, and devices for read threshold adjustment techniques for error recovery are described. A memory system may read a codeword from a memory array using one or more read thresholds. The memory system may increment one or more counters of the memory device based on reading the codeword. The one or more counters may indicate information related to how many bits of the codeword correspond to a particular logic value. The memory system may detect an error, such as an uncorrectable error, in the codeword based on reading the codeword. The memory system may adjust the one or more read thresholds based on the information indicated by the one or more counters and read the codeword using the adjusted read thresholds.