Read Time Tracking Mechanism for Memory Arrays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Advanced semiconductor memory devices face challenges in designing proper read tracking circuits due to signal path differences, leading to reduced read time margins and potential data misreading, especially under varying process, voltage, and temperature conditions.
Innovation Solution
A read time tracking mechanism is implemented using a sense amplifier enable (SAE) timing device with a logic threshold adjustment mechanism, which delays the onset of SAE signals to create a plateau region in signal curves, ensuring sufficient read time by modulating the logic threshold of the tracking word line and using a CMOS inverter to adjust transistor sizes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If read tracking circuits are designed to cover worst case conditions, then reliability is improved, but device complexity increases
Solution Approach 1:
The patent adjusts the logic threshold parameter of the tracking word line dynamically to match actual signal path delays. Instead of designing for worst-case conditions, the system measures actual delays and adjusts the threshold accordingly, reducing complexity while maintaining reliability.
Solution Approach 2:
The read tracking circuit automatically adjusts its own logic threshold based on measured signal path delays. The system self-calibrates by comparing actual signal arrival times and modifying the threshold to compensate, eliminating the need for complex pre-designed worst-case coverage.
2Loss of time
If signal path differences are compensated for, then read time margin is improved, but device complexity increases
Solution Approach 1:
The patent implements a feedback mechanism where signal path delays are measured and used to adjust the logic threshold of the tracking word line. This closed-loop approach compensates for signal path differences dynamically, improving read time margin without requiring complex pre-compensation circuits.
Solution Approach 2:
The system changes the logic threshold parameter based on measured signal path characteristics. By adjusting this single parameter dynamically, the system compensates for timing differences across various signal paths without adding complex circuitry.
3Loss of time
If logic threshold of tracking word line is adjusted, then read time margin is improved, but manufacturing precision requirements increase
Solution Approach 1:
The system performs self-calibration by measuring actual signal path delays and automatically adjusting the logic threshold accordingly. This self-adjusting mechanism reduces the need for high-precision manual manufacturing, as the threshold is optimized post-fabrication based on actual device characteristics.
Solution Approach 2:
The patent uses adjustable logic threshold parameters that can be tuned after manufacturing. This allows the system to compensate for manufacturing variations dynamically, reducing the stringency of manufacturing precision requirements while maintaining optimal read time margins.
Data Source
AI summary
A read time tracking mechanism (RTTM) for ensuring sufficient read time is provided. The read time tracking mechanism includes a read tracking circuit, which includes a tracking bit line (TBL) tracking circuit with one or more tracking cells, and a tracking word line (TWL). The RTTM also includes a sense amplifier enable (SAE) timing device configured to change the logic threshold of tracking WL (TWL) to delay the timing of signal change of TWL when necessary to ensure sufficient read time. The read time tracking mechanism is used to provide sufficient read time for memory arrays with various configurations, prepared under various process conditions, and operated under various voltages, and temperatures.