Memory Read Voltage Metadata for Threshold Shift Calibration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory device calibration techniques suffer from inaccuracies and high latency due to the inability to effectively track and compensate for shifts in threshold voltage distributions caused by factors like charge loss, temperature, and physical defects, leading to uncorrectable read data.

Innovation Solution

Memory devices generate metadata characterizing the applied read voltage level with respect to voltage distributions, using failed byte count and failed bit count to adjust read voltage levels, minimizing latency and ensuring accuracy through iterative calibration.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If existing memory device calibration techniques are used, then read operations can be performed, but inaccuracies and high latency occur due to inability to track voltage threshold shifts

Engineering Contradiction:
Improveread level calibration accuracyVSAvoidcalibration latency
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent performs preliminary calibration actions by generating metadata characterizing voltage distributions and determining offsets between applied read voltage levels and voltage distribution valleys in advance. This preliminary characterization enables faster subsequent read operations without requiring extensive real-time calibration, thereby reducing calibration latency while maintaining accuracy.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements feedback mechanisms by using failed byte count and failed bit count metadata to continuously monitor and characterize voltage distribution shifts. This feedback loop allows the system to track voltage threshold shifts caused by charge loss, temperature changes, and physical defects, enabling dynamic adjustment of read voltage levels to maintain calibration accuracy.

Inventive Principle:
Principle #23Feedback

2Reliability

If existing calibration techniques are used, then read operations proceed, but voltage threshold shifts due to charge loss, temperature, and physical defects lead to uncorrectable read data

Engineering Contradiction:
Improvedata retrieval reliabilityVSAvoidcalibration mechanism complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent introduces metadata as an intermediary element that characterizes the relationship between applied read voltage levels and voltage distribution valleys. This metadata acts as a mediator that captures voltage distribution characteristics without requiring complex direct measurement and adjustment mechanisms, thereby improving data retrieval reliability while managing device complexity through standardized metadata generation and processing.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS12505888B2Memory device producing metadata characterizing applied read voltage level with respect to voltage distributions
Publication Date: 2025.12.23 MICRON TECHNOLOGY INC
  • US12505888B2 patent drawing
  • US12505888B2 patent drawing
  • US12505888B2 patent drawing

AI summary

Described are memory devices producing metadata characterizing the applied read voltage level with respect to voltage distributions. An example memory sub-system comprises: a memory device comprising a plurality of memory cells; and a controller coupled to the memory device, the controller to perform operations comprising: performing, using a read voltage level, a read strobe with respect to a subset of the plurality of memory cells; and receiving, from the memory device, one or more metadata values characterizing the read voltage level with respect to threshold voltage distributions of the subset of the plurality of memory cells, wherein the one or more metadata values reflect a conductive state of one or more bitlines connected to the subset of the plurality of memory cells.