Realm Isolation for Multi-Core Processor Reliability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Many-core processors face issues with single points of failure due to a single instance of system management software managing multiple workloads, leading to potential bugs and vulnerabilities affecting all active workloads, and usage models for cloud service providers become impractical as core counts increase, making it difficult to offer dedicated hardware resources to individual customers effectively.

Innovation Solution

Implementing logical resource partitioning via realm isolation, which allows multiple independent instances of system management software, enabling each to manage its own workload and memory, and using a security monitor to manage access and isolation across realms, ensuring strict operational isolation and reducing the impact of bugs or faults.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a single instance of system management software is used to manage multiple workloads, then device complexity is reduced, but reliability deteriorates due to single point of failure

Engineering Contradiction:
Improvesystem management software instance countVSAvoidsystem reliability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent segments the system management software into multiple isolated instances, each managing a specific subset of workloads. This is achieved through creating separate virtual machine monitor instances that are isolated from each other, so that a failure in one instance does not propagate to other instances. Each instance operates independently with its own memory space and control structures, thereby improving reliability while maintaining manageable complexity through modular organization.

Inventive Principle:
Principle #1Segmentation

2Productivity

If core counts increase in many-core processors, then productivity increases, but reliability deteriorates due to increased single point of failure impact

Engineering Contradiction:
Improveprocessing capacityVSAvoidfailure impact scope
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent divides the many-core processor into multiple partitions, each managed by a separate system management software instance. This segmentation isolates the impact of potential failures to specific partitions rather than affecting the entire processor system. Each partition can independently continue operating even if another partition experiences failures, thereby maintaining high productivity while reducing failure impact scope.

Inventive Principle:
Principle #1Segmentation

3Reliability

If dedicated hardware resources are allocated to individual customers, then reliability improves, but device complexity increases

Engineering Contradiction:
Improveisolation guaranteeVSAvoidresource allocation structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements a multi-tenant system where a single processor platform serves multiple customers through isolated virtual machine monitor instances. Each customer receives dedicated resource allocation guarantees through their own instance, providing reliability and isolation. The system achieves this without requiring separate physical hardware for each customer, as the universal processor platform can dynamically allocate resources to multiple instances through virtualization mechanisms.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20230085994A1Logical resource partitioning via realm isolation
Publication Date: 2023.03.23 INTEL CORP
  • US20230085994A1 patent drawing
  • US20230085994A1 patent drawing
  • US20230085994A1 patent drawing

AI summary

Methods and apparatus relating to logical resource partitioning via realm isolation are described. In an embodiment, a logic processor, to be assigned to one of a plurality of processor cores of a processor, executes one or more operations for at least one of a plurality of logical realms; The plurality of logical realms include a security monitor realm and the security monitor realm includes security monitor logic to maintain a Realm Identifier (RID) for each of the plurality of logical realms. The security monitor logic controls access to each of the plurality of realms based at least in part on the RID for each of the plurality of logical realms. Other embodiments are also disclosed and claimed.