Wireless Receiver De-Interleaver With Early Output for Faster Acquisition

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional convolutional de-interleavers in wireless communication systems cause significant de-interleaving delay by only transmitting data when all buffers are full, leading to prolonged acquisition times in receivers like DTMB receivers.

Innovation Solution

Implementing an early de-interleaver output scheme where the de-interleaver starts outputting data to the signal processing block before all buffers are full, and informs the block of data from unfull buffers, utilizing error checking and correction capabilities of decoders like LDPC decoders to handle potentially invalid data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the de-interleaver waits for all buffers to be full before outputting data, then data integrity is ensured, but de-interleaving delay increases significantly

Engineering Contradiction:
Improvedata integrityVSAvoidde-interleaving delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies partial action by allowing the de-interleaver to output data before all buffers are completely full. Specifically, when at least one buffer is full, the corresponding de-interleaved data can be output immediately, rather than waiting for all buffers to be full. This partial completion approach significantly reduces de-interleaving delay while maintaining data integrity through the notification mechanism that informs subsequent processing stages about the actual availability of valid data from each buffer.

Inventive Principle:
Principle #16Partial or excessive action

2Loss of time

If the de-interleaver outputs data early before all buffers are full, then de-interleving delay is reduced, but data validity may be compromised

Engineering Contradiction:
Improvede-interleving delayVSAvoiddata validity
Core Design Contradiction:
Loss of timeVSReliability

Solution Approach 1:

The patent implements a feedback mechanism where the de-interleaver notifies the subsequent signal processing stage about the actual availability of valid data from each buffer. This notification system provides real-time feedback on data validity, allowing subsequent processing to correctly handle only the valid de-interleaved data that has been fully received from each buffer, thus maintaining data validity while enabling early output.

Inventive Principle:
Principle #23Feedback

3Measurement precision

If the receiver waits for complete de-interleaving before decoding, then decoding accuracy is improved, but acquisition time increases

Engineering Contradiction:
Improvedecoding accuracyVSAvoidacquisition time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent applies preliminary action by enabling the decoding process to start before all de-interleaving buffers are completely full. By allowing early output of available de-interleaved data and notifying the decoding stage of valid data availability, the system can begin decoding operations in advance, thus reducing overall acquisition time while maintaining decoding accuracy through selective processing of valid data.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8284873B2Wireless communication receiver having de-interlever and related signal processing method thereof
Publication Date: 2012.10.09 XUESHAN TECH INC
  • US8284873B2 patent drawing
  • US8284873B2 patent drawing
  • US8284873B2 patent drawing

AI summary

A wireless communication receiver includes a first signal processing block, a second signal processing block, and a de-interleaver. The first signal processing block is configured for receiving a wireless communication signal and processing the wireless communication signal to generate a first output. The de-interleaver is coupled between the first signal processing block and the second signal processing block, and includes a plurality of branches implemented for de-interleaving the first output to generate a second output. The de-interleaver starts outputting the second output to the second signal processing block for further signal processing before all buffers included in the branches are full, and informs the second signal processing block of data derived from one or more unfull buffers included in the branches.