Receiver Circuit for Low-Power Differential Signal Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing systems consume excessive power due to continuous monitoring for pre-defined symbols during the electrical non-idle state, reducing energy efficiency.
Innovation Solution
A receiver design that disables the signal detection circuit after detecting pre-defined data patterns, using a lower frequency for detection and a higher frequency for normal data sampling, thereby reducing unnecessary power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the signal detection circuit continuously monitors for pre-defined data patterns during the electrical non-idle state, then the data detection performance is maintained, but the power consumption increases
Solution Approach 1:
The signal detection circuit operates periodically rather than continuously. The control circuit enables the signal detection circuit only during specific periods when pre-defined data patterns are expected, and disables it during other periods. This periodic operation maintains data detection capability while significantly reducing power consumption compared to continuous monitoring.
Solution Approach 2:
The signal detection circuit's operational state is dynamically adjusted based on system conditions. The control circuit dynamically enables or disables the signal detection circuit according to whether pre-defined data patterns are being transmitted, allowing the system to adapt its power consumption to actual operational needs while maintaining detection reliability.
2Speed
If the signal detection circuit operates at a higher frequency for continuous monitoring, then the detection speed is improved, but the power consumption increases
Solution Approach 1:
The signal detection circuit operates at high frequency only periodically when needed for detecting pre-defined data patterns, rather than continuously. The control circuit manages the operational periods to coincide with expected data pattern transmissions, achieving high detection speed during critical moments while reducing overall power consumption through intermittent operation.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A receiver is provided. The receives includes: a signal detection circuit configured to receive differential signals having a variable data rate, and provide a detection signal based on the differential signals corresponding to a first data pattern of a first frequency, wherein the first data pattern of the first frequency indicates an exit from an electrical idle state; an analog-digital converter circuit configured to generate sample data by sampling the differential signals at a second frequency, and identify whether the sample data corresponds to a second data pattern which indicates normal data; and a control circuit configured to enable the analog-digital converter circuit based on the detection signal, and store the sample data. The first frequency is lower than the second frequency.