Reconfigurable ADC Architecture for Resolution and Data Rate Tradeoffs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional analog-to-digital converters (ADCs) have a fixed architecture, limiting their reconfigurability and ability to adapt to varying application requirements such as resolution, input-swing range, data rate, and signal-to-noise ratio after fabrication.

Innovation Solution

A configurable ADC system that includes a microprocessor, control register, and interconnect circuits allowing dynamic reconfiguration of analog and digital integration orders, feedback connections, and modes of operation, enabling the implementation of various ADC types like cascade-of-integrators-feedback and multi-stage noise shaping.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If conventional fixed-architecture ADCs are used, then the device is simple to manufacture, but the adaptability to different application requirements is limited

Engineering Contradiction:
ImprovereconfigurabilityVSAvoidarchitecture complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements dynamic reconfigurability by allowing the ADC architecture to change its operational parameters (integration orders, feedback connections, mode of operation) after fabrication through control register programming, transforming a static device into a dynamically adaptable one

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The configurable ADC is designed to perform multiple ADC types (cascade-of-integrators-feedback, multi-stage noise shaping, and other architectures) within a single device, enabling one component to fulfill multiple conversion functions that would traditionally require separate dedicated ADCs

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If fixed-architecture ADCs are used, then the device complexity is low, but the ability to adapt resolution, input-swing range, data rate, and signal-to-noise ratio is limited

Engineering Contradiction:
Improveparameter adaptabilityVSAvoidreconfiguration complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent enables adaptation of specific performance parameters (resolution, input-swing range, data rate, signal-to-noise ratio) by changing the configuration settings through control registers, allowing the same hardware to optimize its parameters for different application requirements without physical modification

Inventive Principle:
Principle #35Parameter changes

3Adaptability or versatility

If conventional ADCs with pre-selected tradeoffs are used, then the manufacturing process is simple, but the post-fabrication flexibility is limited

Engineering Contradiction:
Improvepost-fabrication reconfigurabilityVSAvoidfabrication simplicity
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The patent incorporates configurable interconnect circuits and control registers during fabrication that enable post-fabrication programming, so the device is manufactured with built-in reconfiguration capabilities that can be activated later through software control without requiring additional manufacturing steps

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS7479913B1Configurable analog to digital converter
Publication Date: 2009.01.20 INFINEON TECHNOLOGIES AMERICAS CORP
  • US7479913B1 patent drawing
  • US7479913B1 patent drawing
  • US7479913B1 patent drawing

AI summary

A configurable analog to digital converter (ADC) includes a plurality of analog units to integrate an input signal. The analog units are coupled together to generate a plurality of discrete-time signals responsive to the input signal and are further coupled to a plurality of bus segments via a plurality of interconnect circuits. Each interconnect circuit is configured to selectively couple the analog units to any of the bus segments.