Recursive Serializer Tree for Low-Latency Variable Frames

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional serializer and deserializer structures face limitations such as high latency, restricted frame size, and complex operation due to their clocked tree approach, which results in inefficiencies in data serialization and deserialization processes.

Innovation Solution

The implementation of a recursive tree structure for both serializer and deserializer unit cells, utilizing multiplexers, flip-flops, and state machines, allows for improved data flow management, where upper-level cells direct lower-level cells to output data and communicate completion status, optimizing data serialization and deserialization processes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If a clocked tree approach is used for serialization, then data can be serialized at high speeds, but latency increases significantly (approximately 1 frame cycle to get first bit out)

Engineering Contradiction:
Improveserialization speedVSAvoidlatency
Core Design Contradiction:
SpeedVSLoss of time

Solution Approach 1:

The patent divides the serialization process into multiple independent parallel paths instead of a single sequential clocked tree. Each path can operate simultaneously, allowing the first bit to be serialized much faster while maintaining high overall throughput. The data is segmented across multiple lanes that are serialized in parallel rather than sequentially through deep clocked tree levels.

Inventive Principle:
Principle #1Segmentation

2Productivity

If a clocked tree approach is used for serialization, then data can be serialized systematically, but frame size is limited to 2^N where N is an integer

Engineering Contradiction:
Improvesystematic data processingVSAvoidframe size flexibility
Core Design Contradiction:
ProductivityVSAdaptability or versatility

Solution Approach 1:

The patent implements dynamic frame size support by allowing the number of parallel serialization paths and the depth of each path to be configurable. This enables the system to adapt to different frame sizes without being constrained to powers of two, as the clocked tree structure can be dynamically adjusted to match the actual data volume and required serialization rate.

Inventive Principle:
Principle #15Dynamics

3Productivity

If a clocked tree approach is used for serialization, then data can be serialized in a structured manner, but the entire frame must be clocked in simultaneously, increasing operational complexity

Engineering Contradiction:
Improvestructured data serializationVSAvoidoperational simplicity
Core Design Contradiction:
ProductivityVSEase of operation

Solution Approach 1:

The patent applies preliminary action by allowing data to be loaded into the serialization structure incrementally as it becomes available, rather than requiring the entire frame to be clocked in simultaneously. The parallel paths can begin serialization as soon as their assigned data segments are ready, simplifying the operational requirement while maintaining structured serialization.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11424846B1Recursive serializers and deserializers
Publication Date: 2022.08.23 THE BOEING CO
  • US11424846B1 patent drawing
  • US11424846B1 patent drawing
  • US11424846B1 patent drawing

AI summary

A serializer includes a recursive tree of serializer unit cells. Each serializer unit cell includes a multiplexer and a plurality of flip-flops coupled to the multiplexer. Each serializer unit cell contains a state machine defining operation of the corresponding serializer unit cell. The recursive tree is organized with upper level serializer unit cells disposed more closely to a serializer output than are lower level serializer unit cells. The recursive tree is configured such that each serializer unit cell that is adjacent to and in an upper position relative to a corresponding lower level serializer unit cell directs the corresponding lower level serializer unit cell to output data, and the corresponding lower level serializer unit cell communicates to the corresponding serializer unit cell when the corresponding lower level serializer unit cell is done outputting data.