Redundant Automation Processor Layout for Fast Task Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing automation systems with multiple processor units face challenges in synchronizing tasks and utilizing the performance benefits of multicore processors, leading to longer response times and difficulties in managing industrial processes without data exchange between processor units.
Innovation Solution
The method involves distributing tasks across multiple processor units within hardware units, using intermediate storage units for data exchange and synchronization between groups of tasks, allowing for efficient communication and maintaining path synchronicity, even in the presence of hardware failures.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If tasks are distributed across multiple processor units in hardware units, then system productivity and performance are improved, but synchronization complexity and response time increase
Solution Approach 1:
The patent divides the automation system into multiple independent hardware units (first hardware unit, second hardware unit), each containing multiple processor units. This segmentation allows parallel processing while maintaining clear boundaries for synchronization. Each processor unit (first processor unit, second processor unit) handles specific task groups independently, reducing synchronization overhead while improving productivity.
2Productivity
If multiple processor units are used within hardware units, then processing capacity increases, but communication and data exchange between processor units becomes more difficult
Solution Approach 1:
The patent introduces communication links as intermediary channels between processor units. The first communication link connects the first processor unit of the first hardware unit with the first processor unit of the second hardware unit, while the second communication link connects the second processor units. These intermediaries facilitate structured data exchange without requiring direct complex point-to-point connections between all processor units.
Solution Approach 2:
The patent organizes processor units and communication links in a dimensional structure where hardware units are grouped and connected through specific communication dimensions. This spatial organization of communication paths simplifies the complexity of data exchange by imposing a structured topology on the multi-processor system.
3Stability of the object's composition
If traditional synchronization methods are used in multi-processor systems, then path synchronicity is maintained, but response time and system responsiveness deteriorate
Solution Approach 1:
The patent establishes synchronization mechanisms in advance through dedicated communication links before failures occur. The first and second communication links are pre-configured to maintain path synchronicity between processor units, allowing the system to quickly switch between hardware units without requiring complex real-time synchronization calculations during failure scenarios.
Solution Approach 2:
The patent changes the synchronization parameter from active continuous synchronization to passive on-demand synchronization through the communication links. The system maintains path synchronicity by allowing processor units to independently execute tasks while the communication links provide synchronization information only when needed, reducing the time loss associated with continuous synchronization overhead.
4Reliability
If hardware units are designed for high availability with redundancy, then system reliability improves, but system complexity and difficulty of managing increases
Solution Approach 1:
The patent extracts the synchronization and communication functionality into separate dedicated communication links, removing this complexity from the processor units themselves. This allows the redundant hardware units to be managed independently while the communication links handle the complexity of maintaining synchronicity and coordination between the redundant components.
Data Source
AI summary
A plurality of hardware units of a redundant automation system each include a plurality of processor units that each execute a group of tasks, where groups of tasks executed on different hardware units receive the same input signals directly or indirectly from a managed industrial process, and determine the same output signals for the managed industrial process, where however, only the tasks of one of the groups executed on different hardware units each output their output signals to the managed industrial process, where the groups executed on different hardware units synchronize with one another via a respective communication link, and where the groups of tasks executed on the same hardware unit exchange data between themselves on a pair basis via a respective pair of intermediate storage units.


