Reference Bit Line for Memory Access Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In semiconductor memory systems, particularly in flash and phase change memory technologies, controlling access to memory cells efficiently while managing the high resistance and capacitance of long control lines such as bit lines and word lines is challenging, leading to issues in determining the state of memory cells accurately and optimizing access operations.
Innovation Solution
The introduction of a reference bit line with taps and control circuitry that allows for selective voltage monitoring and charge management, enabling precise precharge, development, and sense periods to determine the state of memory cells by comparing voltages across the bit line and reference bit line, thereby improving access efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If control lines are made longer to cover more memory cells, then the coverage area increases, but the resistance and capacitance increase
Solution Approach 1:
The patent introduces a reference bit line with multiple taps at different positions along the bit line. These taps segment the monitoring function into multiple points, allowing voltage monitoring at specific locations without requiring the entire long control line to be actively driven, thus mitigating the effects of high resistance and capacitance in long control lines while maintaining large memory array coverage.
2Measurement precision
If voltage monitoring is performed across the entire bit line, then measurement accuracy improves, but power consumption increases
Solution Approach 1:
Instead of monitoring the entire bit line uniformly, the patent employs selective voltage monitoring at specific tap points along the reference bit line. This local monitoring approach maintains measurement precision for determining memory cell states while significantly reducing power consumption by limiting active monitoring to only the necessary local regions rather than the entire long control line.
3Productivity
If access time is reduced for faster operation, then productivity improves, but voltage stability deteriorates
Solution Approach 1:
The patent performs preliminary voltage monitoring and comparison operations using the reference bit line taps before completing the full memory access cycle. By预先 comparing voltages at strategic tap points, the system can quickly determine memory cell states and terminate access operations early when possible, thus maintaining fast access speeds while ensuring voltage stability through pre-validation at critical points along the control line.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enhances the accuracy and efficiency of memory cell state determination and access operations by stabilizing voltages and managing charge distribution along the bit lines, reducing power consumption and optimizing access times across the memory array.
Implementation Method 1
a reference bit line, wherein the reference bit line has a first end and a second end, and wherein control circuitry coupled to the reference bit line at a tap point between the first end and the second end is arranged to supply charge to the reference bit line for a precharge period
Implementation Method 2
supplying charge to the bit line and to the reference bit line for a precharge period that is based, at least in part, on a time for a voltage of the reference bit line to reach a reference voltage
Implementation Method 3
determine a state of the memory cell based, at least in part, on a voltage level of the sense node near an end of the sense period
Data Source
AI summary
Methods, memories and systems may include charging a sense node to a logic high voltage level, and supplying charge to a bit line and to a reference bit line for a precharge period that is based, at least in part, on a time for a voltage of the reference bit line to reach a reference voltage. A memory cell that is coupled to the bit line may be selected after the precharge period, and a clamp voltage may be set based, at least in part, on the voltage of the reference bit line. If a voltage level of the bit line is less than the clamp voltage level during a sense period, charge may be drained from the sense node, and a state of the memory cell may be determined based, at least in part, on a voltage level of the sense node near an end of the sense period.