Reference Current Generation Circuit for Resistive Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Resistive memory devices face challenges due to variations in resistance values over time and fabrication process limitations, leading to reduced sense margin and accuracy in read operations, especially when resistance values for high and low states converge.

Innovation Solution

A reference current generation circuit is implemented, using a feedback loop to maintain a fixed reference current for the sense amplifier, compensating for variations in resistance by adjusting the bias current source, ensuring equal sense margin for logical high and low states.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If reference current is generated using reference resistive memory cells, then read operations can be performed, but variations in resistance values over time and fabrication process limitations cause the reference current to vary, reducing sense margin and accuracy

Engineering Contradiction:
Improveread data accuracyVSAvoidreference current stability
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent implements a feedback mechanism where the sense amplifier compares the current through the resistive memory cell with a reference current. The output of this comparison is fed back to control the bias current source, which adjusts the reference current to compensate for variations in the resistive memory cell resistance. This closed-loop feedback system maintains stable reference current despite process variations and time-dependent resistance changes, thereby improving read data accuracy and sense margin.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent dynamically adjusts the reference current parameter based on the actual resistance state of the resistive memory cell. By monitoring the cell resistance and modifying the reference current accordingly, the system compensates for fabrication process variations and resistance drift over time. This parameter adaptation ensures that the sense margin remains optimal for both logical high and low states, resolving the contradiction between measurement precision and reference current stability.

Inventive Principle:
Principle #35Parameter changes

2Ease of operation

If resistance values for high and low states converge, then device operation is simplified, but sense margin is reduced leading to lower reading accuracy

Engineering Contradiction:
Improvedevice operation simplicityVSAvoidreading accuracy
Core Design Contradiction:
Ease of operationVSMeasurement precision

Solution Approach 1:

The patent employs a dynamic reference current adjustment mechanism that adapts to the actual resistance state of the memory cell. Rather than using a fixed reference current, the system continuously monitors the cell state and adjusts the reference current accordingly. This dynamic approach maintains adequate sense margin even when resistance values for high and low states converge, allowing the device to operate simply while preserving reading accuracy through real-time parameter adaptation.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS20150357036A1Reference current generation in resistive memory device
Publication Date: 2015.12.10 INTEGRATED SILICON SOLUTION INC
  • US20150357036A1 patent drawing
  • US20150357036A1 patent drawing
  • US20150357036A1 patent drawing

AI summary

A resistive memory device incorporates a reference current generation circuit to generate a reference current for the sense amplifier that is immune to variation in the resistance of the reference resistive memory cells. In some embodiments, the reference current generation circuit uses reference resistive memory cells configured in the low resistance state only. The reference current generation circuit generates the reference current by combining a reference cell current and a bias current. The bias current is regulated by a feedback circuit in response to changes in the reference current to maintain the reference current at a substantially constant value and having a current value being an average of the cell currents for a resistive memory cell in the high resistance state and the low resistance state.