Reference-Triggered Sense Amplifier Latching for Lower Memory Power

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional sense amplifiers in integrated circuit memory devices consume significant power due to the use of DC current for both precharging and sensing phases, especially in large memory arrays, as they rely on timers for latching timing which can lead to unnecessary power consumption.

Innovation Solution

A sense amplifier control system that uses a reference signal generated by a reference cell to control the latching timing of sense amplifiers, eliminating the need for a timer and reducing DC current consumption during the sensing phase.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If DC current is used for precharging and sensing in sense amplifiers, then reliable data sensing is achieved, but power consumption increases significantly

Engineering Contradiction:
Improvedata sensing reliabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent applies periodic action by using clock signals to control the sense amplifier operation. The sense amplifier is enabled only during specific clock cycles (precharge phase and sense phase) rather than continuously, allowing DC current to be applied periodically rather than constantly. This reduces overall power consumption while maintaining reliable sensing during active periods.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent implements dynamics by making the sense amplifier operational state changeable through clock signal control. The sense amplifier transitions between enabled and disabled states dynamically based on the clock phase, allowing the system to adapt power consumption to actual sensing needs rather than maintaining constant DC current flow.

Inventive Principle:
Principle #15Dynamics

2Loss of time

If timers are used for latching timing control, then precise timing is achieved, but unnecessary power consumption occurs during extended sensing phases

Engineering Contradiction:
Improvelatching timing precisionVSAvoidpower consumption during sensing phase
Core Design Contradiction:
Loss of timeVSUse of energy by moving object

Solution Approach 1:

The patent uses feedback by monitoring the differential voltage between bit lines and using this information to control the latching operation. The sense amplifier continuously monitors the voltage difference and latches when the threshold is reached, rather than using a predetermined timer. This feedback mechanism ensures latching occurs at the precise moment when sufficient signal differentiation is achieved, eliminating unnecessary extended sensing periods.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The sense amplifier performs self-service by autonomously determining when to latch based on the actual signal conditions on the bit lines. The internal circuitry monitors the differential voltage and automatically triggers latching when the signal is sufficiently differentiated, without requiring external timer control. This self-regulating behavior eliminates wasted sensing time and associated power consumption.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11978518B2Sense amplifier control
Publication Date: 2024.05.07 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US11978518B2 patent drawing
  • US11978518B2 patent drawing
  • US11978518B2 patent drawing

AI summary

A sense amplifier control system includes a precharge control switch configured to receive a precharge signal. A reference cell is configured to receive a reference word line signal. In a precharge phase, the control switch is controlled in response to the precharge signal to precharge the reference input node to a predetermined precharge level. In a sensing phase subsequent to the pre-charge phase, the trigger circuit is configured to output a triggering signal at the output terminal in response to the reference input node reaching a triggering level.