Reference Voltage Circuit with Adjacent Reference Bit Cells
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional non-volatile memory systems use fixed reference voltage cells that do not track the endurance and retention characteristics of the main memory cells, leading to inaccurate data read operations and reduced memory array reliability.
Innovation Solution
Incorporating data memory cells within the array as reference cells to generate a variable reference value that tracks the endurance and retention characteristics of the main memory cells, ensuring that the reference voltage supplied by the reference cells is consistent with the voltages maintained by the memory cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If fixed reference voltage cells are used, then device complexity is reduced, but measurement precision deteriorates due to inability to track memory cell voltage characteristics
Solution Approach 1:
The patent merges the reference cell functionality with existing memory cells by configuring specific memory cells as reference cells that track voltage characteristics. This integration allows the reference voltage to dynamically adapt to memory cell voltage drift without adding separate fixed reference voltage generation circuits, thereby maintaining measurement precision while controlling device complexity.
Solution Approach 2:
The patent transitions from static fixed reference voltage cells to dynamic reference cells that automatically track and adapt to changing memory cell voltage characteristics. The reference cells are configured to mirror the voltage drift behavior of memory cells through programming operations, enabling the reference voltage to dynamically adjust to endurance and retention effects without increasing circuit complexity.
2Manufacturing precision
If fixed reference voltage cells are used, then manufacturing precision requirements are reduced, but reliability deteriorates due to voltage mismatch with memory cells
Solution Approach 1:
The patent implements a feedback mechanism where reference cells continuously track the voltage characteristics of memory cells through programmed configurations. This feedback loop ensures that the reference voltage automatically compensates for voltage drift in memory cells due to endurance and retention effects, maintaining reliable data read operations without imposing stringent manufacturing precision requirements on separate reference voltage generation circuits.
3Measurement precision
If variable reference cells tracking memory cell characteristics are used, then measurement precision improves, but device complexity increases
Solution Approach 1:
The patent applies multi-functionality by using existing memory cells to serve dual purposes: as data storage cells and as reference cells for voltage tracking. By configuring specific memory cells with predetermined data patterns, they simultaneously perform data storage and reference voltage generation functions, eliminating the need for separate dedicated reference voltage circuits and thereby avoiding increased device complexity while improving measurement precision.
4Reliability
If variable reference cells tracking memory cell characteristics are used, then reliability improves, but manufacturing precision requirements increase
Solution Approach 1:
The patent applies preliminary action by pre-programming reference cells with specific data patterns during manufacturing or initialization. This preliminary configuration establishes the tracking relationship between reference and memory cells before operation, ensuring reliable voltage tracking without requiring high precision during ongoing manufacturing processes. The reference cells are set to mirror memory cell voltage characteristics through advance programming rather than precise physical fabrication tolerances.
Data Source
AI summary
Structures herein include an array of non-volatile memory cells. The non-volatile memory cells include memory bit cells and at least one reference bit cell that is adjacent the memory bit cells. These structures also include at least one reference voltage regulator connected to the reference bit cell, and at least one sense amplifier connected to the memory bit cells and the reference voltage regulator.


