Multiple Refresh Counters for Memory Reliability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory systems with single refresh counters face uncertainties in operational reliability due to potential failures, such as stuck bits or improper counting, which can lead to errors and reduced safety in critical applications like vehicle safety systems.
Innovation Solution
Implementing multiple refresh counters at a memory device to compare their count values, allowing for real-time confirmation of proper refresh operations and identifying any errors or abnormalities, thereby reducing operational uncertainties and improving reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a single refresh counter is used in a memory system, then the device complexity is reduced, but the reliability deteriorates due to potential failures such as stuck bits or improper counting
Solution Approach 1:
The patent implements multiple refresh counters (first refresh counter and second refresh counter) that perform identical functions of tracking refresh operations. By copying the counter functionality and having parallel instances, the system can detect failures through comparison of count values, thereby improving reliability without requiring complex additional monitoring mechanisms
Solution Approach 2:
The patent introduces a feedback mechanism where the first refresh counter and second refresh counter continuously compare their count values. When a difference is detected, the system generates an indication signal that provides feedback about potential counter failures. This feedback loop enables early detection of reliability issues and allows the memory system to respond appropriately
2Reliability
If multiple refresh counters are implemented to improve reliability, then the operational uncertainties are reduced, but the device complexity increases
Solution Approach 1:
Instead of adding complex monitoring systems, the patent uses simple copies of the refresh counter functionality. Multiple identical counters run in parallel, and their outputs are fed into a comparator. This copying approach improves reliability through redundancy while keeping the added complexity minimal, as the counters perform the same simple incrementing function rather than complex analysis
Solution Approach 2:
The patent replaces complex software-based monitoring and verification mechanisms with a simpler hardware-based comparison approach. By using dedicated refresh counters that physically increment and a comparator circuit that detects differences, the system achieves reliable operation through electrical comparison rather than complex computational verification
Data Source
AI summary
Methods, systems, and devices for refresh counters in a memory system are described. In some examples, a memory device may include two or more counters configured to increment a respective count based on refresh operations performed on a memory array. A comparison may be made between two or more of the respective counts, which may include determining a difference between the respective counts or a difference in rate of incrementing. A memory device may transmit an indication to a host device based on determining a difference between counters, and the memory device, the host device, or both, may perform various operations or enter various operational modes based on the determined difference.