Multi-Port Register File Clock Phasing for Collision-Free Writes
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional multi-port memory designs face issues such as routing congestion, increased bitcell area, bit line to word line coupling, and collision problems, leading to performance degradation and inefficiencies.
Innovation Solution
A clocking scheme with separate clock phases is implemented, where the first signal line is activated in a first clock phase and the write word line in a second clock phase, with specific timing controlled by self-timed path delay, to resolve dynamic coupling and collision issues.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If conventional multi-port memory designs are used, then routing congestion and crosstalk issues occur, but increasing bitcell area to accommodate more routing resources degrades performance and increases power consumption
Solution Approach 1:
The patent segments the clocking operation into multiple distinct phases (first clock phase for bit line activation, second clock phase for word line activation). This temporal segmentation separates the routing activities of bit lines and word lines, reducing routing congestion and crosstalk without requiring additional physical routing resources that would increase bitcell area.
2Object-affected harmful factors
If bit line and word line are activated simultaneously, then routing congestion increases, but separating their activation increases operation time
Solution Approach 1:
The patent implements periodic action by using a multi-phase clocking scheme where bit line activation and word line activation occur in alternating clock phases. This periodic separation reduces harmful coupling between bit lines and word lines while the self-timed path delay ensures the write operation completes efficiently without excessive time loss.
3Reliability
If read and write operations share the same clock cycle, then collision issues occur where simultaneous access to the same address produces unknown outputs, but separating them into different clock cycles reduces productivity
Solution Approach 1:
The patent applies dynamics by implementing a multi-port memory architecture where different ports can operate in different clock phases simultaneously. Read operations can occur in the first clock phase while write operations occur in the second clock phase, allowing the memory to dynamically handle multiple operations without address collisions while maintaining high throughput through parallel port operations.
Data Source
AI summary
A clocking scheme for a driving a first signal and a write word line signal to a multi-port memory device, the clocking scheme comprising:a clock configured to control timing of operations within the multi-port memory device, wherein the clocking scheme includes at least two separate clocking phases; andactivating the first signal line and the write word line in different clock phases of the clocking scheme, such that the first signal line is activated in a first clock phase and the write word line is activated in a second clock phase.