Registered DIMM Control Register for Programmable Feature Expansion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional registered dual in-line memory modules (DIMMs) have limited and hard-wired feature sets, restricting end-user configurability and performance enhancements, as they require individual pins for each operating mode, limiting the ability to optimize performance.
Innovation Solution
The introduction of a control register component that stores programmable control bits, allowing operating modes to be set using address and control signals from the system memory controller, thereby expanding the feature set without adding additional pins, and enabling software access to these settings.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If individual pins are used for each operating mode control, then the register component can be configured, but the device complexity and pin count increase
Solution Approach 1:
The patent applies universality by making the existing address and control signal pins multi-functional. These pins serve both their traditional purposes for DRAM chip control and additional purposes for configuring register component operating modes. The memory controller uses specific address and control signal combinations to access and write to control register locations, thereby configuring register features without requiring dedicated configuration pins.
2Ease of manufacture
If hard-wired feature sets are used during assembly, then manufacturing is simpler, but the adaptability and performance optimization capability are reduced
Solution Approach 1:
The patent applies dynamics by transitioning from static hard-wired feature sets to dynamic, software-configurable feature sets. The register component's operating modes are determined at runtime through software-written control register locations rather than being fixed during manufacturing. This allows the system to adapt features based on performance requirements and operational conditions while maintaining relatively simple manufacturing processes.
3Adaptability or versatility
If additional pins are added to expand the feature set, then more operating modes can be controlled, but the packaging complexity and cost increase
Solution Approach 1:
The patent resolves this contradiction by making existing pins universal. The same address and control signal pins used for normal DRAM operations are also used to write configuration values to control register locations. This multi-functional use of existing pins expands the register feature set configurability without adding new pins or increasing packaging complexity.
4Adaptability or versatility
If control bits are stored in control register locations, then the feature set can be greatly increased without additional pins, but the signal routing complexity increases
Solution Approach 1:
The patent introduces control register locations as intermediary structures between the memory controller and the register component. These control register locations act as a mediation layer that receives configuration data from the memory controller through existing address and control signals and translates it into register component operating mode settings. This intermediary approach enables extensive feature configuration without requiring direct complex signal routing from the controller to each register feature.
Data Source
AI summary
A registered dual in-line memory module is configured with multiple random access memory chips and a DRAM register configured to receive address and control signals from a memory controller. The DRAM register distributes the address and control signals to the random access memory chips, thereby providing the memory controller access to the chips. The module further includes a control register configured to store control bits for setting operating modes of the registered dual in-line memory module. The control bits are software programmable using signals received from the memory controller.