Regrained Tile Execution for Runtime Tensor Partitioning

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Customizing AI applications for different instruction set architectures and processors is time-consuming, costly, and inefficient, particularly when deploying across varied ISAs and processors.

Innovation Solution

A unified programming interface for regrained tile execution that dynamically determines tensor operation sizes and resource allocation at runtime, using a lookup table to optimize code generation based on available hardware resources and conditions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If code is customized for different ISAs and processors to take advantage of compute features, then execution performance is improved, but development time and cost increase

Engineering Contradiction:
Improveexecution performanceVSAvoiddevelopment time
Core Design Contradiction:
PowerVSLoss of time

Solution Approach 1:

The patent creates a unified programming interface that works across multiple ISAs and processor types. The system provides universal code that can execute on different hardware platforms without customization, achieving multi-functionality where the same code base serves diverse computing environments while maintaining good performance through runtime optimizations.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system dynamically adapts code execution at runtime based on the target processor's capabilities. Instead of static customization during development, the program dynamically selects and applies optimizations suited to the specific hardware it's running on, eliminating development time costs while preserving performance benefits.

Inventive Principle:
Principle #15Dynamics

2Power

If code is customized for different ISAs and processors, then execution performance is improved, but deployment complexity increases

Engineering Contradiction:
Improveexecution performanceVSAvoiddeployment complexity
Core Design Contradiction:
PowerVSDevice complexity

Solution Approach 1:

The unified programming interface enables a single codebase to be deployed across multiple ISA types and processor architectures. This universality simplifies deployment by eliminating the need for separate customized versions for different platforms, while the system maintains the ability to optimize performance for each specific hardware type through runtime adaptation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Productivity

If tensor operations are optimized for specific tensor sizes, then computational efficiency is improved, but adaptability to different tensor sizes decreases

Engineering Contradiction:
Improvecomputational efficiencyVSAvoidadaptability to tensor sizes
Core Design Contradiction:
ProductivityVSAdaptability or versatility

Solution Approach 1:

The system implements dynamic tile size selection that adapts to the actual tensor dimensions at runtime. Instead of being fixed to specific tensor sizes, the optimization parameters are determined dynamically based on the input tensor characteristics and available hardware resources, maintaining high computational efficiency across varying tensor sizes.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes optimization parameters such as tile sizes and partitioning strategies based on runtime conditions including tensor dimensions and hardware capabilities. This parameter adaptation allows the same code to achieve high efficiency for different tensor sizes by adjusting the optimization parameters rather than requiring separate customized code for each size.

Inventive Principle:
Principle #35Parameter changes

4Adaptability or versatility

If runtime determination of tensor operation sizes is implemented, then adaptability to different hardware resources is improved, but computational overhead increases

Engineering Contradiction:
Improveadaptability to hardware resourcesVSAvoidcomputational overhead
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The system performs preliminary analysis of hardware capabilities and tensor characteristics at the beginning of execution to determine optimal parameters. By doing this setup work early rather than continuously during computation, the system achieves good adaptability to different hardware resources while minimizing ongoing computational overhead during the main computation phases.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentEP4318326B1Unified programming interface for regrained tile execution
Publication Date: 2026.03.11 INTEL CORP
  • EP4318326B1 patent drawingFigure 1~2
  • EP4318326B1 patent drawingFigure 3
  • EP4318326B1 patent drawingFigure 4

AI summary

Systems, apparatuses and methods may provide for technology that detects a tensor operation in an application, wherein the tensor operation has an unspecified tensor input size, determines the input tensor size at runtime, and selects a partition configuration for the tensor operation based at least in part on the input tensor size and one or more runtime conditions. In one example, the technology searches a lookup table for the input tensor size and at least one of the runtime condition(s) to select the partition configuration.