Electro-optical Device Relay Layer Segmentation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing electro-optical devices face challenges in maintaining reliable electrical connections between pixel electrodes and switching elements due to the need for high aspect ratio contact holes, which can compromise layout restrictions and reliability.

Innovation Solution

The electro-optical device incorporates a transistor, a pixel electrode, a lens layer, a first relay layer between the transistor and the lens layer, and a second relay layer between the first relay layer and the pixel electrode, with specific contact holes for electrical connections, allowing the second relay layer to overlap the first relay layer in plan view.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a contact hole with high aspect ratio is provided to connect the pixel electrode and switching element through the lens layer, then electrical connection is achieved, but layout restrictions are compromised and reliability deteriorates

Engineering Contradiction:
Improveelectrical connection reliabilityVSAvoidlayout complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent divides the single deep contact hole into multiple shallower contact holes arranged in a stepped configuration. The first contact hole connects the pixel electrode to the first relay electrode, the second contact hole connects the first relay electrode to the second relay electrode, and the third contact hole connects the second relay electrode to the switching element. This segmentation reduces the aspect ratio of each individual contact hole while maintaining the electrical connection through the lens layer, thereby improving reliability without compromising layout restrictions.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a vertical stacking dimension by arranging contact holes at different depth levels (first, second, and third contact holes at progressively deeper levels). This multi-level arrangement allows electrical connection to be achieved through the lens layer without requiring a single high aspect ratio contact hole, thus resolving the contradiction between connection reliability and layout complexity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Volume of moving object

If miniaturization is pursued, then device size is reduced, but contact holes requiring high aspect ratio become necessary which compromises layout and reliability

Engineering Contradiction:
Improvedevice sizeVSAvoidelectrical connection reliability
Core Design Contradiction:
Volume of moving objectVSReliability

Solution Approach 1:

By segmenting the electrical connection path into multiple shallower contact holes instead of one deep contact hole, the patent enables miniaturization while maintaining connection reliability. Each contact hole has a manageable aspect ratio suitable for miniaturized devices, yet collectively they achieve the necessary electrical connection through the lens layer.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent employs a nested structure where relay electrodes are positioned at different depth levels within the pixel electrode structure. The first relay electrode is embedded in the pixel electrode, the second relay electrode is positioned deeper, and contact holes are nested at different levels to connect these relay electrodes. This nested arrangement enables effective miniaturization while maintaining reliable electrical connections through the lens layer.

Inventive Principle:
Principle #7Nested doll (Nesting)

Data Source

PatentUS12339551B2Electro-optical device and electronic apparatus
Publication Date: 2025.06.24 SEIKO EPSON CORP
  • US12339551B2 patent drawing
  • US12339551B2 patent drawing
  • US12339551B2 patent drawing

AI summary

A liquid crystal device includes a transistor, a pixel electrode provided corresponding to the transistor, a lens layer provided in a layer between the transistor and the pixel electrode, a capacitance electrode provided in a layer between the transistor and the lens layer, and a relay layer provided in a layer between the capacitance electrode and the pixel electrode to be electrically connected to the capacitance electrode via a contact hole and electrically connected to the pixel electrode via a second contact hole, wherein the relay layer is provided in a region overlapping the capacitance electrode in plan view.