Relay State Retention During Processor Reset Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing relay control systems fail to maintain the operation state of a relay when a processor is reset due to system errors, posing a safety risk, especially in environments like electric vehicles exposed to vibrations and temperature variations.
Innovation Solution
A relay control apparatus and method that includes a monitoring unit to detect processor state changes and output decision-control signals, ensuring the relay maintains its operation state through a retain signal even during processor resets, using a configuration independent of the processor.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the processor is reset due to system errors, then the processor can be restored to a normal state, but the relay operation state cannot be maintained and safety risks occur
Solution Approach 1:
The control system is segmented into two independent parts: the processor that handles normal control operations and the monitoring unit that independently monitors processor states and controls relay maintenance. This segmentation allows the relay control function to be preserved independently when the processor resets, resolving the contradiction between reliability and complexity by isolating the critical safety function.
Solution Approach 2:
The monitoring unit acts as an intermediary between the processor and the relay. It monitors the processor's operation state and generates appropriate control signals to maintain relay operation during processor resets. This intermediary component ensures reliability by decoupling the relay control from the processor, preventing the relay state from being lost during processor resets.
2Reliability
If the relay control depends on the processor, then the control can be updated and managed centrally, but the relay state is lost when the processor resets
Solution Approach 1:
The monitoring unit continuously monitors the processor's operation state in advance and detects reset conditions before they affect the relay. By performing preliminary monitoring and preparing maintenance signals ahead of time, the system ensures the relay state is preserved without interruption, resolving the contradiction between reliability and ease of operation.
Solution Approach 2:
The monitoring unit independently performs the function of monitoring processor states and controlling relay maintenance without requiring processor intervention. This self-service capability ensures the relay control system can autonomously maintain its state during processor resets, improving reliability while keeping the operation simple through automatic monitoring and response.
3Device complexity
If a simple relay control structure is used, then the device complexity is reduced, but the system cannot handle processor reset scenarios
Solution Approach 1:
The control structure is segmented into a simple processor unit for normal operations and a dedicated monitoring unit for error handling. This segmentation allows each unit to have a simple, focused function while collectively providing robust error handling capabilities, resolving the contradiction between device complexity and reliability.
Solution Approach 2:
The monitoring unit provides beforehand cushioning by continuously monitoring processor health and preparing relay maintenance signals in advance of potential failures. This preparatory monitoring and signal preparation ensures the system can handle processor reset scenarios reliably without requiring complex error handling logic, balancing simplicity and reliability.
Data Source
Figure 1~2
Figure 3
Figure 4
AI summary
A relay control apparatus according to an embodiment of the present disclosure includes a processor configured to output a basic control signal for controlling an operation of a relay; a monitoring unit configured to monitor an operation state of the processor and output a decision-control signal having a differential signal level according to the operation state of the processor and a retain signal for maintaining the operation state of the relay; and a relay state determining unit configured to output one of the basic control signal and the retain signal as a relay control signal for controlling on/off of the relay based on the signal level of the decision-control signal.