Remote Gate Protection Diode for Isolated FETs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Isolated FET elements, such as floating body or body contacted FETs used in RF switches, are vulnerable to 'charging damage' during wafer processing, which can lead to gate oxide degradation due to collected charge and induced currents, and traditional gate-protection diodes are not applicable, causing RF coupling and harmonic distortion.

Innovation Solution

A gate oxide protection circuit is coupled to FET elements through resistive elements, including a diode between them, to limit voltage and attenuate RF coupling, thereby protecting the gate oxide without degrading RF performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a remote gate-protection diode is coupled between the gate and another node of the isolated FET via metallic interconnects to limit the voltage across the gate oxide, then gate oxide protection is improved, but RF coupling to adjacent circuits is introduced, degrading harmonic performance

Engineering Contradiction:
Improvegate oxide protectionVSAvoidharmonic distortion
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent introduces resistive interconnects as intermediary elements between the gate-protection diode and the FET gate/substrate nodes. These resistors act as mediators that limit the flow of RF signals to the protection diode while still allowing the diode to perform its voltage clamping function during charging damage events. The resistive interconnects effectively decouple the RF performance-degrading pathway while preserving the protection function.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent extracts the harmful RF coupling pathway by removing the direct metallic interconnect between the gate-protection diode and the FET nodes. Instead of having the diode directly connected to the gate and substrate, the connection is extracted and replaced with resistive interconnects, thereby eliminating the primary source of RF coupling and harmonic distortion while maintaining protection capability.

Inventive Principle:
Principle #2Taking out (Extraction)

2Reliability

If traditional gate-protection diodes are used in isolated FET elements, then gate oxide protection is provided, but the substrate isolation prevents conventional diode connection, making protection inapplicable

Engineering Contradiction:
Improvegate oxide protectionVSAvoidapplicability to isolated FETs
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The patent segments the gate-protection diode connection into separate resistive interconnect paths: one resistive interconnect connecting the anode to the gate node and another resistive interconnect connecting the cathode to the substrate node. This segmentation allows the protection function to be adapted to isolated FET structures by creating independent connection paths that don't rely on direct substrate access.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent changes the connection parameters from direct low-impedance metallic interconnects to high-impedance resistive interconnects. This parameter change in the interconnect characteristics enables the gate-protection diode to function in isolated FET structures while minimizing its impact on RF performance, making the protection technique adaptable to previously unsuitable device configurations.

Inventive Principle:
Principle #35Parameter changes

3Ease of operation

If large metal pads are used for RF switch connections, then RF connectivity is improved, but the pads inadvertently function as charging antennas, collecting damaging energy during wafer processing

Engineering Contradiction:
ImproveRF connectivityVSAvoidcharging damage
Core Design Contradiction:
Ease of operationVSObject-affected harmful factors

Solution Approach 1:

The patent applies preliminary anti-action by pre-equipping each isolated FET element with a gate-protection diode circuit configured to counteract charging damage before it occurs during wafer processing. The protection circuit is in place during the manufacturing process, ready to immediately counteract any charging antenna effects from metal pads or other structures that may collect damaging energy, without affecting the subsequent RF connectivity function.

Inventive Principle:
Principle #9Preliminary anti-action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution effectively minimizes harmonic distortion and protects the gate oxides from overvoltage conditions during manufacturing, ensuring the integrity of isolated FET elements in RF switches.

Implementation Method 1

at least one diode coupled between the corresponding first and second resistive elements

Methodology Applied
Scientific EffectDiode voltage clamping: Diode

Implementation Method 2

Each gate oxide protection circuit may be coupled to a corresponding FET element through corresponding first and second resistive elements

Methodology Applied
Scientific EffectElectrical resistance: Electrical Resistance

Data Source

PatentUS9356144B1Remote gate protection diode for field effect transistors
Publication Date: 2016.05.31 QORVO US INC
  • US9356144B1 patent drawing
  • US9356144B1 patent drawing
  • US9356144B1 patent drawing

AI summary

The present disclosure relates to gate oxide protection circuits, which are used to protect the gate oxides of field effect transistor (FET) elements from over voltage conditions, particularly during situations in which the gate oxides are particularly vulnerable, such as during certain manufacturing stages. Each gate oxide protection circuit may be coupled to a corresponding FET element through corresponding first and second resistive elements, which are coupled to a corresponding gate connection node and a corresponding first connection node, respectively, of the FET element. The gate connection node and the first connection node are electrically adjacent to opposite sides of the gate oxide of the FET element. Each gate oxide protection circuit may protect its corresponding FET element by limiting a voltage between the gate connection node and the first connection node.