Remote SSD Debug via Host Interface and UART Sniffer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing methods for debugging solid state drives (SSDs) require physical connections via UART or JTAG cables, which are not always feasible, especially in portable devices where space and accessibility are limited.

Innovation Solution

Implementing vendor unique (VU) commands to enable remote debugging over host protocols like SATA or NVMe, eliminating the need for physical cables by transferring commands through a host interface and utilizing firmware cores with embedded UART sniffer functionality.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If physical cable connections (UART/JTAG) are used for debugging SSD, then debugging capability is achieved, but device complexity and accessibility are worsened due to required physical connections

Engineering Contradiction:
Improvedebugging accessibilityVSAvoidphysical connection requirements
Core Design Contradiction:
Ease of operationVSDevice complexity

Solution Approach 1:

The patent introduces an intermediary mechanism by embedding a UART sniffer within the firmware core that captures debug information through internal logging to a file system, rather than requiring external physical connections. This intermediary approach allows debug data to be accessed through normal host protocol interfaces (SATA/NVMe) without needing separate UART or JTAG cable connections.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent replaces the mechanical/physical UART cable connection system with a software-based host protocol interface. Instead of requiring physical UART cables connected to debug ports, the system substitutes this with electronic communication through existing host interfaces (SATA/NVMe), eliminating the need for separate physical debugging infrastructure.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Adaptability or versatility

If physical debug ports are used, then debugging is possible, but portability and space efficiency are reduced

Engineering Contradiction:
Improvedebugging environment flexibilityVSAvoiddebug interface overhead
Core Design Contradiction:
Adaptability or versatilityVSVolume of moving object

Solution Approach 1:

The patent makes the existing host interface (SATA/NVMe) multi-functional by enabling it to carry both normal data traffic and debug information simultaneously. The UART sniffer embedded in the firmware core logs debug data to the file system, which can then be accessed through the same host interface used for data operations, eliminating the need for dedicated debug ports or separate physical connections.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent merges the debugging function with the existing host interface and file system infrastructure. Instead of having separate debug ports and connections, the debug capability is combined with the normal data path by logging UART data to files that can be read through standard host protocols, thus combining multiple functions into existing structures.

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If traditional UART debugging is used, then debug information can be captured, but cost and complexity increase due to additional hardware

Engineering Contradiction:
Improvedebug information accuracyVSAvoidhardware requirements
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements self-service debugging where the firmware core itself performs the debugging function through an embedded UART sniffer. The system debugs itself by capturing its own UART traffic internally and logging it to the file system, eliminating the need for external debugging hardware or separate UART interfaces. The SSD becomes self-sufficient for debugging purposes.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11532372B2Remote SSD debug via host/serial interface and method of executing the same
Publication Date: 2022.12.20 SK HYNIX INC
  • US11532372B2 patent drawing
  • US11532372B2 patent drawing
  • US11532372B2 patent drawing

AI summary

Memory systems and method of operating the same enable debugging of a memory system with vendor unique (VU) commands without using a physical cable connection to a debugging port on the memory system. In one aspect, a Universal Asynchronous Receiver-Transmitter (UART) protocol is serialized over a VU host protocol. In another aspect, Joint Test Action Group (JTAG) may be performed over UART or serial advanced technology attachment (SATA).