Repeater Amplifiers for I/O Expansion in Storage Systems

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing storage system assemblies require complex and resource-intensive PCI-Express switches for expandability, which increase costs and consume additional resources.

Innovation Solution

The solution involves using repeater amplifiers for electrical regeneration of high-speed binary data signals, eliminating the need for complex switch devices by directly connecting storage processors to I/O modules through high-speed serial data links and a midplane circuit board, allowing for I/O expansion without the overhead of a PCI-Express switch.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If a PCI-Express switch is used to provide I/O expandability, then I/O interconnect expandability is improved, but device complexity increases and system resources are consumed

Engineering Contradiction:
ImproveI/O interconnect expandabilityVSAvoidswitch device complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent introduces repeater amplifiers as intermediary devices on the PCI-Express links between the storage processor and I/O modules. These repeaters regenerate and amplify the high-speed serial data signals, enabling longer transmission distances and additional I/O modules without requiring a complex PCI-Express switch. The repeaters act as signal mediators that extend the reach of existing links while keeping the overall system architecture simple.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent segments the PCI-Express link into multiple sections with repeater amplifiers placed at intermediate points. This segmentation allows the signal to be regenerated and retransmitted over longer distances, enabling I/O expansion without consolidating all routing logic into a single complex switch device. Each segment can independently transmit data, distributing the functional load across multiple simpler components.

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If a PCI-Express switch is used for I/O expansion, then I/O interconnect expandability is improved, but system cost increases

Engineering Contradiction:
ImproveI/O interconnect expandabilityVSAvoidsystem cost
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The patent employs repeater amplifiers that are significantly less expensive than PCI-Express switch devices. These repeaters are simple signal regeneration components that can be implemented as discrete devices or integrated circuits, whereas a full PCI-Express switch requires complex routing logic and memory resources. By substituting expensive switch infrastructure with inexpensive repeater amplifiers, the system achieves I/O expansion at a fraction of the cost.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

3Adaptability or versatility

If a PCI-Express switch is used for I/O expansion, then I/O interconnect expandability is improved, but power consumption increases

Engineering Contradiction:
ImproveI/O interconnect expandabilityVSAvoidpower consumption
Core Design Contradiction:
Adaptability or versatilityVSUse of energy by stationary object

Solution Approach 1:

The patent extracts the signal regeneration function from the complex PCI-Express switch and implements it separately using dedicated repeater amplifiers. This extraction allows the main switch (or in this case, the storage processor) to operate without the additional power burden of handling extended routing logic. The repeaters consume minimal power compared to a full switch, as they only perform analog signal amplification rather than complex digital packet switching and address decoding.

Inventive Principle:
Principle #2Taking out (Extraction)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach provides expandability of I/O interconnects while reducing resource consumption and costs, maintaining signal integrity over longer distances without the need for complex switch devices.

Implementation Method 1

The repeater amplifiers perform electrical regeneration of high-speed binary data signals between the third and fourth circuit traces

Methodology Applied
Scientific EffectElectrical signal regeneration:

Data Source

PatentUS7471512B1Storage system assembly employing repeater amplifiers in I/O expansion module
Publication Date: 2008.12.30 EMC IP HLDG CO LLC
  • US7471512B1 patent drawing
  • US7471512B1 patent drawing
  • US7471512B1 patent drawing

AI summary

A storage system assembly includes a storage processor (SP) module and an input/output (I/O) expansion module disposed between an and opening of an enclosure and a midplane circuit board. The SP module includes (i) a storage processor, (ii) first I/O interface modules at the end opening, and (iii) circuit traces of high-speed serial data links, the circuit traces including first circuit traces interconnecting the storage processor with the first I/O interface modules, and second circuit traces interconnecting the storage processor with the circuit traces of the midplane. The I/O expansion module includes (i) second I/O interface modules at the end opening of the enclosure, (ii) a set of repeater amplifiers, and (iii) circuit traces of the high-speed serial data links, the circuit traces including third circuit traces interconnect the repeater amplifiers with the second I/O interface modules, and fourth circuit traces interconnect the repeater amplifiers with circuit traces of the midplane, such that the second, third and fourth circuit traces along with the circuit traces of the midplane interconnect the storage processor with the second I/O interface modules via the repeater amplifiers. The repeater amplifiers perform electrical regeneration of high-speed binary data signals between the third and fourth circuit traces.