Power Supply Circuit with Replica Load Feedback for Jitter Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed semiconductor devices face challenges in stabilizing operating voltage, particularly in reducing power noise to minimize jitter characteristics in clock generator circuits, which existing voltage regulators struggle to address effectively.

Innovation Solution

The integration of a regulator circuit with a replica power supply node and load circuit, utilizing amplifier circuits and switches to compare reference voltages with internal and replica power supply voltages, and selectively coupling external power supplies to maintain stable internal power voltages, while a replica load circuit compensates for jitter noise.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a voltage regulator is used to stabilize operating voltage, then power noise is reduced, but jitter characteristics in clock generator circuits are not sufficiently improved

Engineering Contradiction:
Improvepower noise reductionVSAvoidjitter characteristics
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The patent implements a feedback mechanism where the voltage regulator continuously monitors the internal power supply voltage and adjusts its output accordingly. The regulator compares the actual voltage with a reference voltage and modifies the power delivery to maintain stability, thereby reducing both power noise and jitter characteristics through closed-loop control

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent introduces a replica load circuit that copies the electrical characteristics of the actual clock generator circuit. This replica circuit is used to model and compensate for voltage drops and noise effects, allowing the regulator to pre-adjust voltage levels and better suppress jitter in the actual circuit

Inventive Principle:
Principle #26Copying

2Productivity

If semiconductor devices are made smaller with increased integration, then memory capacity and operating speed increase, but power noise and voltage instability worsen

Engineering Contradiction:
Improveoperating speedVSAvoidvoltage stability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent divides the power supply system into distinct segments: an external power supply node, an internal power supply node, and a replica power supply node. Each segment is independently regulated and monitored, allowing precise control of voltage delivery to different circuit blocks and reducing the impact of noise and instability in high-speed integrated devices

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces an intermediary internal power supply node between the external power supply and the clock generator circuit. This intermediate node acts as a buffer and isolation point, filtering out noise and voltage fluctuations before they reach the sensitive high-speed circuitry, thereby maintaining voltage stability despite increased integration

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS9059698B2Integrated circuit devices using power supply circuits with feedback from a replica load
Publication Date: 2015.06.16 SAMSUNG ELECTRONICS CO LTD
  • US9059698B2 patent drawing
  • US9059698B2 patent drawing
  • US9059698B2 patent drawing

AI summary

An integrated circuit device includes an external power supply input configured to be coupled to an external power supply and a digital circuit, such as a clock signal generator circuit, that generates noise at a power supply input thereof. The device further includes a replica load circuit and a power supply circuit coupled to the external power supply input, to a power supply input of the digital circuit and to a power supply input of the replica load circuit. The power supply circuit is configured to selectively couple the external power supply node to the power supply input of the digital circuit responsive to a voltage at the power supply input of the replica load circuit. The replica load circuit may be configured to provide a load that varies responsive to a voltage at the power supply input of the digital circuit.