ReRAM Voltage Control Circuit for Resistance Variation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Resistive random access memories (ReRAM) face challenges in maintaining accurate resistance settings due to process variations and position-dependent variations of resistive elements, leading to deteriorated read margins and longer data write cycles, as existing methods require a confirmation read operation to reduce resistance variation.

Innovation Solution

A resistive random access memory design that includes a memory cell with a first resistive element whose resistance is adjusted by a voltage control circuit to match a reference resistive element's resistance, using a voltage control circuit to equalize currents through both elements during write operations, thereby reducing resistance variation and eliminating the need for a confirmation read operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a confirmation read operation is performed before writing data to reduce resistance variation, then the accuracy of resistance setting is improved, but the data write cycle is lengthened

Engineering Contradiction:
Improveresistance setting accuracyVSAvoiddata write cycle length
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent performs a confirmation read operation before the write operation to detect resistance variation caused by process and position variations. This preliminary detection allows the system to identify cells that require compensation, enabling accurate resistance setting while maintaining awareness of the time penalty associated with the additional read step.

Inventive Principle:
Principle #10Preliminary action

2Manufacturing precision

If a confirmation read operation is performed before writing data, then resistance variation is reduced, but the circuit complexity increases due to requiring additional confirmation read circuitry

Engineering Contradiction:
Improveresistance variation controlVSAvoidconfirmation read circuit complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent utilizes the existing read circuitry to perform both normal read operations and confirmation read operations. By making the read circuit multi-functional, the system achieves resistance variation control without requiring separate dedicated confirmation read circuitry, thereby reducing the increase in device complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Measurement precision

If write control is performed using constant current source and voltage comparison, then resistance setting accuracy is improved, but the device complexity and power consumption increase

Engineering Contradiction:
Improveresistance setting accuracyVSAvoidwrite control circuit complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent introduces a replica cell that copies the structure and characteristics of the actual memory cell. By writing to the replica cell first and measuring its resistance, the system obtains accurate resistance information without directly manipulating the memory cell during the measurement phase, simplifying the control circuitry while maintaining precision.

Inventive Principle:
Principle #26Copying

4Ease of manufacture

If process variations and position variations are not compensated, then the manufacturing process is simpler, but the read margin deteriorates due to resistance variation

Engineering Contradiction:
Improvemanufacturing process simplicityVSAvoidread margin
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent implements a feedback mechanism where the resistance of the replica cell (or the memory cell itself after write) is measured and used to determine whether the write operation was successful. This feedback allows the system to detect process and position variations and trigger appropriate compensation actions, thereby maintaining read margin without significantly complicating the manufacturing process.

Inventive Principle:
Principle #23Feedback

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach improves read margins by maintaining consistent resistance settings, reduces write cycle length, and enhances the reliability of ReRAM by minimizing current wastage and preventing over-writing, while also reducing chip size and power consumption.

Implementation Method 1

a first resistive element having a resistance which varies according to a write operation

Methodology Applied
Scientific EffectElectrical Resistance: Electrical Resistance

Implementation Method 2

configured to adjust a value of the first voltage supplied from the first voltage line so as to reduce a difference between currents flowing through the first resistive element and the first reference resistive element

Methodology Applied
Scientific EffectOhm's Law: Ohm's Law

Data Source

PatentUS11574678B2Resistive random access memory, and method for manufacturing resistive random access memory
Publication Date: 2023.02.07 RAMXEED LTD
  • US11574678B2 patent drawing
  • US11574678B2 patent drawing
  • US11574678B2 patent drawing

AI summary

A resistive random access memory includes a memory cell including a resistive element having a resistance which varies according to a write operation and stores data according to the resistance of the resistive element, a reference resistive element having a resistance set to a first value, a voltage line set to a first voltage during a first write operation in which the resistance of the resistive element is varied from a second value higher than the first value to the first value, and a voltage control circuit arranged between first ends of the two resistive elements. The voltage control circuit adjusts a value of the first voltage supplied from the voltage line so as to reduce a difference between currents flowing through the two resistive elements during the first write operation, and supply the adjusted first voltage to the first ends of the two resistive elements.