ReRAM Cell Voltage Sense Transistor Feedback Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In two-terminal resistive random access memory (ReRAM), excessive application of voltage during the set operation leads to Joule heat generation, degrading the memory cell characteristics and reducing its endurance, as the write voltage may continue to be applied after the state change is completed.
Innovation Solution
A storage device with a voltage sense transistor that detects changes in the local bit line voltage, allowing the central control circuit to stop the write voltage application once the state change is confirmed, preventing further current flow and heat generation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If write voltage is applied continuously during set operation, then the state change from high resistance to low resistance is achieved, but Joule heat is generated excessively and memory cell characteristics deteriorate
Solution Approach 1:
The patent implements a feedback mechanism where the bit line voltage is monitored during the set operation. When the voltage across the memory cell drops below a threshold (indicating successful transition to low resistance state), the write voltage is automatically terminated. This prevents excessive Joule heat generation and protects memory cell characteristics while ensuring complete state transition.
2Reliability
If write voltage is applied for extended duration to ensure state change, then set operation completeness is improved, but endurance characteristics are reduced due to repeated stress
Solution Approach 1:
The feedback mechanism monitors the bit line voltage in real-time during write operations. Upon detecting the voltage drop that signifies successful state transition, the system immediately terminates the write voltage pulse. This minimizes the duration of voltage stress on the memory cell while ensuring complete set operation, thereby improving endurance characteristics.
3Measurement precision
If verification operations are performed frequently to detect state change, then write completion accuracy is improved, but operation speed is reduced
Solution Approach 1:
The patent employs continuous feedback monitoring of the bit line voltage during the write operation itself, rather than performing separate verification operations after write completion. The moment the voltage threshold is crossed (indicating state change), the system responds immediately by terminating the write pulse. This real-time detection eliminates the need for repeated verification operations, thereby maintaining high operation speed while ensuring accurate write completion detection.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach improves the reliability and endurance of the memory cell by reducing Joule heat and allowing for a high-speed set operation with fewer verification steps, thereby enhancing the resistive random access memory's performance.
Implementation Method 1
a current flows when a voltage is applied across a variable resistance element of memory cells, and the variable resistance element changes from a high resistance state to a low resistance state or from a low resistance state to a high resistance state
Implementation Method 2
A storage device with a voltage sense transistor that detects changes in the local bit line voltage
Implementation Method 3
a large amount of Joule heat is generated in the memory cell
Data Source
AI summary
A storage device includes a first layer extending in a first direction, a second layer extending in a second direction intersecting the first direction, a third layer extending in a third direction intersecting the first and second directions, a first transistor including a first gate electrode electrically connected to the second layer, a first selection transistor having a first end electrically connected to the third layer and a second end electrically connected to the second layer, a first cell including a first element electrically connected between the first and second layers and to a node of the second layer that is between the first gate electrode of the first transistor and the second end of the first selection transistor, and a circuit turning on the first selection transistor to electrically connect the first cell to the third layer during a write operation performed on the first cell.