Reserved Memory Cells for Defect Position Recovery in Flash Arrays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Non-volatile memory systems face inefficiencies in identifying and correcting defective data storage cells, which can lead to distorted information and reduced storage reliability due to limitations in existing error correction codes and defect management schemes.

Innovation Solution

The use of reserved 'pilot' cells to identify and mark defective data storage cells, allowing for improved error correction by differentiating their voltage levels and storing information about defective cell locations, thereby enabling efficient error recovery and increased storage reliability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional error correction codes and defect management schemes are used, then data storage is possible, but error correction capabilities are limited and storage reliability is reduced

Engineering Contradiction:
Improvestorage reliabilityVSAvoiderror correction complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies preliminary action by pre-designating certain memory cells as reserved cells before data storage operations begin. These reserved cells are prepared in advance to store defect position information, allowing the system to proactively manage potential errors rather than reacting to them after they occur. This pre-arranged structure enables more effective error correction while maintaining systematic organization.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent introduces reserved cells as intermediary elements between data storage cells and the error correction process. These reserved cells act as mediators that store information about defective cell positions, facilitating communication between the physical memory state and the logical error correction mechanisms. This intermediary layer simplifies the overall error correction complexity by separating defect tracking from data storage functions.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If additional resources are allocated for defect identification, then error correction improves, but storage efficiency decreases

Engineering Contradiction:
Improveerror correction capabilityVSAvoidstorage efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies universality by designing reserved cells that serve multiple functions within the memory system. These cells not only store defect position information but also maintain the same physical structure and electrical characteristics as regular data storage cells. This multi-functionality allows the system to achieve improved error correction capability without requiring fundamentally different or additional resource types, thereby preserving storage efficiency.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent utilizes parameter changes by varying the voltage levels of reserved cells to encode defect position information. Instead of adding physical resources, the system changes the electrical parameters (voltage states) of existing reserved cells to convey information about defective cell locations. This approach enables enhanced error correction capability while avoiding the overhead of additional physical storage resources.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If reserved cells are used to store defect information, then error recovery improves, but the number of available data storage cells decreases

Engineering Contradiction:
Improveerror recovery capabilityVSAvoidnumber of data storage cells
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent applies segmentation by dividing the memory array into data storage regions and reserved cell regions. This segmentation allows defect position information to be stored in dedicated reserved cells without interfering with the primary data storage function. The segmented structure enables efficient error recovery by providing organized, easily accessible defect information while maintaining clear separation between data storage and error management functions.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent compensates for the loss of data storage capacity by utilizing parameter changes in the remaining functional cells. By detecting and marking defective cell positions in reserved cells, the system can optimize the utilization of available data storage cells through voltage level adjustments and error correction algorithms, thereby maximizing the effective storage capacity despite the presence of reserved cells.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances error correction capabilities and storage efficiency by utilizing existing reserved cells to identify defective cells, reducing the need for additional resources and improving data integrity in non-volatile memory systems.

Implementation Method 1

improved error correction by differentiating their voltage levels and storing information about defective cell locations

Methodology Applied
Scientific EffectVoltage level differentiation:

Data Source

PatentUS8745453B1Circuits, architectures, apparatuses, systems, methods, algorithms, software and firmware for using reserved cells to indicate defect positions
Publication Date: 2014.06.03 MARVELL ASIA PTE LTD
  • US8745453B1 patent drawing
  • US8745453B1 patent drawing
  • US8745453B1 patent drawing

AI summary

A system including a memory controller configured to identify a first memory cell of a first plurality of memory cells as defective and to store information about the first memory cell in a second memory cell of a second plurality of memory cells. The second plurality of memory cells is configured to store data at a lower density than the first plurality of memory cells. In response to (i) reading data from the first plurality of memory cells and (ii) the first memory cell of the first plurality of memory cells having been identified as defective, the memory controller is configured to read the information about the first memory cell stored in the second memory cell and to determine a location of the first memory cell in the first plurality of memory cells.