Reset Controller Terminal Sharing Masking

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data processing systems face issues with reset signal management, where the sharing of external reset terminals for input and output leads to unnecessary terminal usage and potential malfunctions due to untimely reset signal propagation, causing system runaways and malfunctions.

Innovation Solution

A reset controller is implemented to share an external reset terminal for both input and output, using an input/output buffer to mask incoming reset signals before outputting them, ensuring that the reset signal is only released after a stable power supply is maintained, thus preventing premature reset and maintaining system stability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the external reset terminal is shared for both input and output of reset signals, then the number of external terminals is reduced, but the reset signal outputted to the outside may propagate into the input path and cause system malfunction

Engineering Contradiction:
Improvenumber of external terminalsVSAvoidreset signal integrity
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent applies preliminary action by masking the input buffer before the reset signal is outputted to the outside. The mask circuit prevents the reset signal from propagating into the input path by disabling the buffer in advance, ensuring that when the reset signal is outputted, it cannot re-enter the input path and cause malfunction. This preliminary masking action resolves the contradiction by maintaining terminal sharing while preventing signal interference.

Inventive Principle:
Principle #10Preliminary action

2Adaptability or versatility

If the reset signal is outputted to the outside without masking the input buffer, then the terminal can be shared, but the reset signal may be recognized as an external reset signal and interrupt the initialization process

Engineering Contradiction:
Improveterminal sharing capabilityVSAvoidinitialization process stability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent introduces a mask circuit as an intermediary between the reset signal output path and the input buffer. This mask circuit acts as a mediator that selectively blocks the reset signal from entering the input path while allowing normal external reset signals to be processed. By introducing this intermediary control mechanism, the system can share the terminal while maintaining reliable initialization processes.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Area of stationary object

If the reset hold time is not waited before releasing the reset signal, then the system can be miniaturized by sharing terminals, but the device may not reach a stable initial state causing runaway

Engineering Contradiction:
Improvesystem sizeVSAvoiddevice stability
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The patent applies preliminary action by implementing a mask period that extends beyond the reset hold time. The mask circuit remains active for a duration longer than the minimum required hold time, ensuring that the reset signal is completely stabilized and the device reaches a stable initial state before the mask is released. This preliminary extended masking ensures reliability while maintaining terminal sharing for miniaturization.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS9557787B2Data processor and data processing system
Publication Date: 2017.01.31 RENESAS ELECTRONICS CORP
  • US9557787B2 patent drawing
  • US9557787B2 patent drawing
  • US9557787B2 patent drawing

AI summary

A reset controller is adopted which performs control for causing an external reset terminal to be shared for external output of a reset signal and input of a reset signal from outside, allowing a reset input from the external reset terminal in a state in which a power supply voltage is stable, and causing, when a reset factor due to turn-on of a power supply voltage or a reduction in the level of the power supply voltage is detected by a detection circuit, an input/output buffer to output a reset signal to the external reset terminal and masking the inflow of the reset signal from the input/output buffer to its input path, using a signal detected by the detection circuit. A mask period is assumed to be a period longer than a period from reset instructions to a reset release.