Resistive Memory Multilayer Asymmetric Conductive Lines
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current nonvolatile memory devices, such as flash memory, face challenges in high integration due to complex cell structures, which hinder their ability to achieve high density and efficiency.
Innovation Solution
The development of resistive memory devices with a multilayer structure, where conductive lines are arranged in a specific pattern to minimize overlap and electrical interference, utilizing metal oxide layers that change conductivity states with applied voltage, allowing for high integration and efficient data storage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If flash memory devices are used for data storage, then data retention without power supply is achieved, but the complex cell structure prevents high integration
Solution Approach 1:
The patent transitions from planar 2D cell structures to a 3D vertical stack configuration. Multiple memory layers are stacked vertically with conductive lines extending through multiple layers, enabling high integration by utilizing the third dimension (vertical direction) rather than expanding horizontally. This dimensional change allows dense packing of memory cells while maintaining simple cell structures.
2Productivity
If conventional multilayer structures are used, then integration density increases, but electrical interference between overlapping conductive lines increases
Solution Approach 1:
The patent employs asymmetric routing where conductive lines in different layers are deliberately offset from each other. Specifically, conductive lines in upper layers are positioned to avoid vertical alignment with conductive lines in lower layers, creating an asymmetric non-overlapping pattern. This asymmetric arrangement reduces capacitive coupling and electrical interference between layers while maintaining high integration density.
Solution Approach 2:
The patent introduces dielectric layers as intermediary materials between conductive lines in different layers. These dielectric layers act as electrical insulators that mediate the interaction between adjacent conductive lines, reducing parasitic capacitance and electrical interference. The dielectric intermediaries enable closer spacing of conductive lines without increasing electrical coupling.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables the creation of highly integrated resistive memory devices with improved data storage capabilities, including stable resistance states and endurance characteristics, even when subjected to bending and repeated switching cycles.
Implementation Method 1
utilizing metal oxide layers that change conductivity states with applied voltage
Implementation Method 2
The first and second data storage layers include a metal that react with one of the first to third conductive lines to form an oxide layer
Data Source
AI summary
Provided are resistive memory devices and methods of fabricating the same. The resistive memory devices and the methods are advantageous for high integration because they can provide a multilayer memory cell structure. Also, the parallel conductive lines of adjacent layers do not overlap each other in the vertical direction, thus reducing errors in program/erase operations.