Resistive Memory Bitline Voltage Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current resistive memory devices face challenges in effectively controlling bitline voltage during write operations, which can lead to unreliable data storage and increased power consumption.
Innovation Solution
A resistive memory device comprising a resistive memory cell array, an output circuit, and an input circuit that generates a sensing output signal to control bitline voltage based on input data, with a sensing reference voltage generator adjusting the voltage in response to control signals for voltage limiting, time limiting, and location compensation, ensuring precise voltage management during write operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If bitline voltage is increased to ensure reliable data storage during write operations, then data storage reliability is improved, but power consumption increases
Solution Approach 1:
The patent applies parameter changes by dynamically adjusting the bitline voltage level based on the specific write operation being performed. Different voltage levels are used for different write scenarios, optimizing the balance between reliability and power consumption. The voltage is modified according to operation type and memory cell state rather than using a fixed high voltage for all writes.
Solution Approach 2:
The patent implements partial action by applying voltage limiting in specific cases rather than always using maximum voltage. The protection circuit selectively limits bitline voltage based on detected conditions, applying the necessary voltage for reliable writing only when required, and reducing voltage when full strength is not needed, thereby reducing unnecessary power consumption.
2Reliability
If bitline voltage is continuously monitored and controlled during write operations, then data storage reliability is improved, but device complexity increases
Solution Approach 1:
The patent implements feedback through a protection circuit that continuously monitors the bitline voltage during write operations and provides feedback control. The circuit detects the actual voltage level and adjusts or limits it accordingly, ensuring reliable data storage while preventing excessive voltage conditions. This closed-loop control maintains reliability without requiring overly complex external control systems.
Solution Approach 2:
The protection circuit is designed to autonomously monitor and control bitline voltage without requiring complex external intervention. The circuit self-regulates the voltage based on predetermined criteria and detected conditions, performing the control function independently within the memory device structure, thereby minimizing additional complexity.
3Use of energy by moving object
If voltage limiting is implemented during write operations, then power consumption is reduced, but data storage reliability may deteriorate
Solution Approach 1:
The patent applies partial action by implementing voltage limiting selectively rather than universally. The protection circuit determines when voltage limiting is appropriate based on detected conditions, applying limits only in scenarios where full voltage is not necessary for reliable writing. This selective approach reduces power consumption while maintaining data storage reliability in critical operations.
Solution Approach 2:
The patent uses parameter changes by dynamically adjusting the voltage level based on operation requirements. Rather than applying a fixed voltage limit that might compromise reliability, the system modifies voltage parameters adaptively - using lower voltages when safe and higher voltages when necessary for reliable data storage, thus balancing power consumption and reliability.
4Use of energy by moving object
If sensing output signal is generated and used to control bitline voltage, then power consumption is reduced, but device complexity increases
Solution Approach 1:
The patent implements feedback by generating a sensing output signal that reflects the actual bitline voltage condition and using this signal to control subsequent voltage application. The protection circuit monitors voltage through this sensing mechanism and adjusts its behavior based on the sensed conditions, enabling intelligent power management through informed voltage control decisions.
Solution Approach 2:
The sensing output signal mechanism enables the protection circuit to self-regulate its operation based on real-time voltage conditions. The circuit uses its own sensing capability to determine when voltage limiting should be applied, making autonomous power management decisions without requiring complex external control logic, thus reducing overall system complexity while achieving power savings.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables efficient control of bitline voltage, enhancing data storage reliability and reducing power consumption by preventing unnecessary reset-write operations and compensating for variations in memory cell locations, thereby improving the overall performance of resistive memory devices.
Implementation Method 1
an output circuit which generates a sensing output signal during a write operation by sensing a bitline voltage
Implementation Method 2
the resistive element of PRAM may include phase change materials such as Ge—Sb—Te, resistance of which is varied depending on temperature
Implementation Method 3
an input circuit which controls the bitline voltage based on input data for the write operation, and limits the bitline voltage in response to the sensing output signal during the write operation
Data Source
AI summary
A resistive memory device includes a resistive memory cell array, an output circuit and an input circuit. The resistive memory cell array includes a plurality of memory cells that are coupled to bitlines. The output circuit generates a sensing output signal during a write operation by sensing a bitline voltage, and generates output data during a read operation by sensing the bitline voltage. The input circuit controls the bitline voltage based on input data for the write operation, and limits the bitline voltage in response to the sensing output signal during the write operation. The memory cells are protected by effectually limiting bitline voltage.