Resistive Memory Cell Array Common Plate Current Limiting

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The proper programming, erasing, and reading of resistive memory devices in an array are challenging due to the need for effective and reliable state changes between high and low resistance states, which existing technologies have not adequately addressed.

Innovation Solution

The method involves applying electrical potentials across resistive memory devices with current limiting structures to change states, using a common plate to maintain constant voltage and limit current, thereby ensuring reliable programming, erasing, and reading operations while avoiding damage and power consumption issues.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If current is applied to change resistance state in resistive memory devices, then state change speed is improved, but device reliability deteriorates due to potential damage from uncontrolled current

Engineering Contradiction:
Improvestate change speedVSAvoiddevice reliability
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent introduces a current limiting structure as an intermediary element between the voltage source and the resistive memory device. This structure actively monitors and limits the current flowing through the device during programming and erasing operations, preventing excessive current that could cause damage while still allowing sufficient current for rapid state changes. The current limiting structure acts as a mediator that reconciles the conflicting requirements of speed and reliability.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If higher voltage is applied across resistive memory devices, then programming efficiency is improved, but power consumption increases

Engineering Contradiction:
Improveprogramming efficiencyVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent dynamically changes the voltage parameter applied to the resistive memory device based on the operational phase. During programming and erasing, higher voltages are applied to achieve rapid state changes. During reading operations, lower voltages are used to minimize power consumption while still enabling state detection. The system optimizes the voltage parameter according to the specific operation being performed, balancing programming efficiency with power consumption.

Inventive Principle:
Principle #35Parameter changes

3Adaptability or versatility

If common plate voltage is varied during operations, then operational flexibility is improved, but system complexity increases

Engineering Contradiction:
Improveoperational flexibilityVSAvoidsystem complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent maintains the common plate at a constant voltage potential throughout all programming, erasing, and reading operations. By keeping the common plate at a fixed potential (e.g., ground or a reference voltage), the system simplifies the control architecture while still achieving operational flexibility through voltage changes on the bit lines and word lines. This equipotential approach to the common plate reduces system complexity while maintaining the necessary operational versatility.

Inventive Principle:
Principle #12Equipotentiality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enables rapid and effective state changes between high and low resistance states in resistive memory devices, ensuring reliable operation and reducing the risk of damage, while maintaining low power consumption by maintaining a constant voltage on the common plate.

Implementation Method 1

a resistive memory device which is capable of adopting an erased, relatively higher resistance state and a programmed, relatively lower resistance state

Methodology Applied
Scientific EffectResistive switching: Electrical Resistance

Implementation Method 2

limiting current through the resistive memory device by means of a first current limiting structure

Methodology Applied
Scientific EffectElectrical current limiting: Electrical Resistance

Data Source

PatentUS7839671B2Resistive memory cell array with common plate
Publication Date: 2010.11.23 MONTEREY RESEARCH LLC
  • US7839671B2 patent drawing
  • US7839671B2 patent drawing
  • US7839671B2 patent drawing

AI summary

In the present method of changing the state of a resistive memory device which is capable of adopting an erased, relatively higher resistance state and a programmed, relatively lower resistance state, the resistive memory device having first and second electrodes and an active layer between the first and second electrodes, an electrical potential is applied across the electrodes and current through the resistive memory device is limited by means of a first current limiting structure to change the resistive memory device from the erased, higher resistance state to the programmed, lower resistance state. Furthermore, an electrical potential is applied across the electrodes and current through the resistive memory device is limited by means of a second current limiting structure to change the resistive memory device from the programmed, lower resistance state to the erased, higher resistance state.