Resistive Memory Cell Nonvolatile Data Retention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional semiconductor memory apparatuses using capacitors as memory cells are volatile, leading to data loss, and there is a need for a nonvolatile alternative that can operate in similar industrial contexts.
Innovation Solution
A semiconductor memory apparatus utilizing a resistive memory cell coupled between a bit line and a bit line bar, with a control unit, data output sense amplifier, data transfer unit, and data input unit to manage and amplify voltage levels, allowing for read and write operations similar to capacitor-based systems.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a capacitor-based memory cell is used, then the memory apparatus can operate with conventional volatile memory architecture, but data loss occurs due to charge leakage
Solution Approach 1:
The patent changes the fundamental operating parameter of the memory cell from capacitive charge storage to resistive state storage. The resistive memory cell utilizes materials that can maintain different resistance states (high and low resistance) to represent binary data, eliminating the charge leakage problem inherent in capacitor-based cells while maintaining compatibility with conventional memory architecture operations.
2Reliability
If a resistive memory cell is used, then nonvolatile data storage is achieved, but the device structure and operation must be adapted from capacitor-based design
Solution Approach 1:
The patent designs the resistive memory cell and associated circuitry to perform multiple functions within a unified architecture. The same basic cell structure supports both read and write operations, and the sense amplifier circuitry is designed to handle both sensing and data writing functions, reducing overall device complexity despite the fundamental change from capacitive to resistive storage.
Solution Approach 2:
The patent inverts the conventional approach by using resistance changes rather than charge changes to store data. Instead of charging and discharging capacitors to represent binary states, the system uses high and low resistance states of resistive materials, fundamentally inverting the physical mechanism while maintaining architectural compatibility.
3Reliability
If resistive memory cells are used to replace capacitor-based cells, then nonvolatile storage is achieved, but additional control mechanisms are required to manage resistance states
Solution Approach 1:
The patent merges the control mechanisms for reading and writing data into a unified system. The sense amplifier that normally only reads data is modified to also perform write operations by controlling current flow through the resistive memory cell. This consolidation reduces the number of separate control circuits needed, managing the complexity of resistance state control through integration rather than proliferation of separate mechanisms.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Enables nonvolatile data storage and retrieval, maintaining data integrity by using resistive memory cells that change resistance based on stored data, mimicking the operation of capacitor-based systems while preventing data loss.
Implementation Method 1
a resistive memory cell coupled between a bit line and a bit line bar
Implementation Method 2
a data output sense amplifier configured to sense and amplify a voltage of the first node and a voltage of the second node
Data Source
AI summary
A semiconductor memory apparatus includes a resistive memory cell coupled between a bit line and a bit line bar; a control unit configured to couple the bit line to a first node and apply a reference voltage to a second node in response to a first sense amplifier enable signal and a second sense amplifier enable signal; a data output sense amplifier configured to sense and amplify a voltage of the first node and a voltage of the second node; a data transfer unit configured to couple the first and second nodes to a data line and a data line bar in response to a column select signal; and a data input unit configured to drive the bit line and the bit line bar according to voltage levels of the first and second nodes in response to a write enable signal.