Resistive Memory Read/Write Driver Sharing for Area-Efficient Current Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory apparatuses face inefficiencies in providing currents to memory cells during read and write operations, which can impact space efficiency and operational performance.
Innovation Solution
The semiconductor memory apparatus includes a bias voltage generation circuit, data discrimination circuit, current selection circuit, driver, and switch configurations that generate and manage currents based on read and write signals to efficiently provide voltage and current to memory cells, improving space efficiency by using a single driver for both operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If separate drivers are used for read and write operations, then operational reliability is improved, but device complexity and space consumption increase
Solution Approach 1:
The driver circuit is designed to perform both read and write operations using a single unified structure. The driver receives control signals to determine whether to operate in read mode or write mode, eliminating the need for separate driver circuits while maintaining full functionality for both operations.
Solution Approach 2:
The patent combines previously separate read driver and write driver circuits into a single integrated driver. This merging reduces the overall number of components, decreases space consumption, and simplifies the device architecture while preserving the operational capabilities of both read and write functions.
2Productivity
If separate drivers are used for read and write operations, then operational performance is improved, but area consumption increases
Solution Approach 1:
The unified driver circuit is designed to deliver the performance requirements for both read and write operations. By implementing mode-select control logic, the single driver can switch between read and write functions, achieving the necessary operational performance without requiring duplicate circuitry that would consume additional area.
Solution Approach 2:
The patent merges separate read and write driver circuits into one compact unified driver, significantly reducing the area consumed by driver circuits. This consolidation maintains operational performance by using control signals to route appropriate currents for each operation type through the shared driver structure.
3Manufacturing precision
If multiple drivers are used, then current control precision is improved, but space efficiency deteriorates
Solution Approach 1:
The single driver circuit incorporates control logic that enables it to precisely control currents for both read and write operations. By using mode-select signals and internal switching mechanisms, the unified driver achieves current control precision comparable to separate drivers while maintaining space efficiency through consolidation.
Solution Approach 2:
The patent combines multiple driver circuits into one unified driver that maintains current control precision through intelligent switching and control. The merged driver uses control signals to direct appropriate current levels for read or write operations, achieving both space efficiency and current control accuracy in a single integrated structure.
Data Source
AI summary
A semiconductor memory apparatus includes a bias voltage generation circuit configured to generate a bias voltage according to a read voltage or a write voltage in response to a read signal and a write signal, a data discrimination circuit configured to generate a set enable signal and a reset enable signal in response to data and the write signal. The semiconductor memory apparatus also includes a current selection circuit configured to generate a first current in response to the read signal, the set enable signal, and the reset enable signal. The semiconductor memory apparatus further includes a driver configured to receive the first current and generate a second current in response to a voltage level of the bias voltage, and a first switch configured to provide the second current to a memory cell in response to the read signal and the write signal.