Resistive Memory Device Isolation Structure for Sneak Current Leakage

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-density resistive random access memory devices with a single transistor connected to multiple memories (1TnR structure) face sneak current leakage issues, leading to reduced reliability due to adjacent memory interference.

Innovation Solution

The resistive memory device incorporates an isolation structure between doped regions to act as a switch, controlling the transmission path between the resistive memory and transistor, thereby cutting off sneak current leakage and allowing accurate reading of the selected memory's current.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If a single transistor is connected with multiple memories (1TnR structure) to achieve high memory capacity under the same area, then memory density is improved, but sneak current leakage occurs causing adjacent memories to affect each other and reliability is reduced

Engineering Contradiction:
Improvememory capacityVSAvoidmemory operation reliability
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent divides the doped region into multiple isolated segments (first doped region, second doped region, third doped region) separated by isolation structures. This segmentation prevents sneak current from propagating between adjacent memory cells while maintaining the 1TnR high-density structure, thus resolving the contradiction between memory capacity and reliability

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The isolation structure acts as an intermediary element between the doped regions. It selectively blocks sneak current paths while allowing legitimate signal transmission through the transistor, thereby preventing adjacent memory interference without compromising the high-density 1TnR architecture

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If an isolation structure is added between doped regions to block sneak current, then reliability is improved, but device complexity increases

Engineering Contradiction:
Improvememory operation reliabilityVSAvoidstructure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The isolation structures are merged with the existing substrate and doped region formation processes. The isolation regions are created as integral parts of the substrate structure during the same fabrication steps, avoiding additional complex processing layers and maintaining manufacturing simplicity while achieving reliable sneak current blocking

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If isolation structures are used to control transmission paths, then sneak current leakage is prevented, but manufacturing process complexity increases

Engineering Contradiction:
Improvecurrent reading accuracyVSAvoidmanufacturing process simplicity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The isolation structures are formed preliminarily during the substrate preparation stage, before the doped regions and transistor structures are created. This preliminary formation integrates the isolation function into the base substrate, eliminating the need for additional mask steps and complex post-processing, thus maintaining ease of manufacture while ensuring accurate current reading

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS10950302B1Resistive memory device
Publication Date: 2021.03.16 WINBOND ELECTRONICS CORP
  • US10950302B1 patent drawing
  • US10950302B1 patent drawing
  • US10950302B1 patent drawing

AI summary

A resistive memory device including a substrate, an isolation structure, a word line, a source line, a bit line and a resistive memory is provided. The substrate includes a body region, and first, second and third doped regions, the first and second doped regions are spaced apart from each other by the body region. The isolation structure is disposed in the substrate, and the second doped region and the third doped region are spaced apart from each other by the isolation structure. The word line is disposed on the substrate, the first and second doped regions are located at opposite sides of the word line, and the first and third doped regions are located at the opposite sides of the word line. The source line is disposed on the substrate and electrically connected with the first doped region. The bit line and the resistive memory are disposed on the substrate, and the third doped region is electrically connected with the bit line via the resistive memory.