Resistive Memory Read Circuit with Threshold Voltage Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Nonvolatile memory devices using resistance materials face challenges in read reliability due to variations in threshold voltage values of access elements, particularly when using ovonic threshold switches, which can lead to reduced effective window sizes and overlapping data scatters, affecting the reliability of read operations.

Innovation Solution

A memory device and method that include a resistive memory cell with a variable resistive element and an access element, a detection circuit to detect threshold voltage, a clamping circuit to ramp up voltage, a sense amplifier to sense voltage levels, and an adjust circuit to provide adjusted read voltages, ensuring read reliability by managing voltage levels and preventing program operations during read operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an ovonic threshold switch (OTS) type access element is used to control the memory cell, then the memory device can achieve nonvolatile storage capability, but the threshold voltage variations cause reduced read reliability and overlapping data scatters

Engineering Contradiction:
Improveread reliabilityVSAvoidthreshold voltage variations
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent applies parameter changes by dynamically adjusting the read voltage level based on the detected threshold voltage of the access element. The voltage ramping circuit continuously varies the voltage parameter during a read operation to find the optimal reading point that avoids the threshold region, thereby compensating for threshold voltage variations and preventing misreading.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent implements feedback by using a sense amplifier to detect the current state of the memory cell and feed this information back to control the voltage ramping process. The detection circuit monitors the threshold voltage and adjusts subsequent read operations accordingly, creating a closed-loop system that maintains read reliability despite access element variations.

Inventive Principle:
Principle #23Feedback

2Device complexity

If a fixed read voltage is applied to read the memory cell, then the circuit operation is simple, but the read operation may accidentally trigger program operations when the access element has high threshold voltage

Engineering Contradiction:
Improvecircuit operation complexityVSAvoidread operation safety
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent applies dynamics by replacing the fixed read voltage with a dynamically ramping voltage that continuously changes during the read operation. The voltage ramping circuit increases the voltage from zero until the memory cell state is detected, allowing the system to adapt to different access element threshold voltages and avoid accidental program operations while maintaining relatively simple circuit implementation.

Inventive Principle:
Principle #15Dynamics

3Measurement precision

If the voltage ramping is performed continuously to detect memory cell state, then accurate reading is achieved, but the read operation time increases

Engineering Contradiction:
Improvememory cell state detection accuracyVSAvoidread operation time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent applies preliminary action by performing threshold voltage detection and characterization during idle periods or write operations. This pre-acquired information about the access element's threshold voltage is stored and used to optimize subsequent read operations, allowing faster voltage ramping since the system already knows approximately where to stop the ramp to avoid the threshold region.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS10083746B2Memory device and method for operating memory device
Publication Date: 2018.09.25 SAMSUNG ELECTRONICS CO LTD
  • US10083746B2 patent drawing
  • US10083746B2 patent drawing
  • US10083746B2 patent drawing

AI summary

A memory device and a method for operating the memory device are provided. A resistive memory cell connected to a first node and configured to include a variable resistive element and an access element for controlling a current flowing through the variable resistive element. A detection circuit detects a threshold voltage of the access element and provides a detection current to a sensing node. A clamping circuit connected between the first node and the sensing node receives a first read voltage and ramps up a voltage of the first node. The first node is discharged by a discharge circuit when the detection current becomes equal to a bit line current flowing through the first node while the clamping circuit ramps up the voltage of the first node. A sense amplifier transitions an output voltage value when a voltage level of the sensing node becomes lower than a reference voltage.