Resistive Memory Sensing Circuit Using Ramp Voltage
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional resistive memory cells face significant variations in selector threshold voltages and resistor set/reset voltages due to process variations, leading to incorrect logic state sensing and potential erroneous setting or resetting during read operations, which reduces read margin and increases memory cell errors.
Innovation Solution
A sensing circuit that applies a varying sensing voltage at a predetermined rate, using a ramp signal to compare the output current relative to thresholds, allowing for the determination of memory cell states by measuring the time elapsed to reach current thresholds, thereby improving read margin and tolerance to process variations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a fixed sensing voltage is applied to read the memory cell, then the read operation is simple and fast, but the read margin deteriorates due to process variations in selector threshold voltage and resistor set/reset voltage
Solution Approach 1:
The sensing circuit applies a dynamic ramp voltage signal instead of a fixed voltage. The ramp signal varies over time, allowing the sensing operation to accommodate process variations in selector threshold voltage and resistor set/reset voltage. This dynamic approach improves read margin by adapting to the actual voltage requirements of each memory cell while maintaining reasonable circuit complexity through efficient ramp generation and timing-based detection.
2Measurement precision
If process variations are not compensated, then the sensing circuit remains simple, but the bit error rate increases due to incorrect logic state sensing
Solution Approach 1:
The patent replaces traditional current-based threshold comparison with a time-based detection method. By measuring the time duration of sensing operations rather than comparing instantaneous current values, the system achieves higher measurement precision for logic state detection while compensating for process variations. This substitution improves detection accuracy without significantly increasing sensing time.
3Reliability
If a varying sensing voltage is applied, then the tolerance to process variations improves, but the sensing circuit complexity increases
Solution Approach 1:
The sensing circuit changes the voltage parameter dynamically by applying a ramp signal instead of a fixed voltage. This parameter change allows the circuit to tolerate process variations in selector threshold voltage and resistor set/reset voltage. The implementation maintains reasonable complexity by using efficient ramp voltage generation and timing-based detection mechanisms rather than complex compensation circuits.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the accuracy of reading resistive memory cells by improving the memory bit error rate and reducing the risk of erroneous set or reset operations, increasing memory density by mitigating the effects of selector threshold and resistor voltage variations.
Implementation Method 1
read voltages (lower than the programming voltage) can be applied to the cell to determine its respective resistance state
Implementation Method 2
The time elapsed to reach one or more respective current thresholds can be utilized to determine the state of the memory cell
Data Source
AI summary
This disclosure provides a circuit that includes a ramp generator to apply a voltage ramp to a resistive memory cell. A sensing circuit can enable the ramp generator and monitor a current output received from the resistive memory cell in response to the applied voltage ramp, wherein the sensing circuit compares the current output to a predetermined current threshold to determine the state of the resistive memory cell.