Resistive Memory Data Sensing Margin Stabilization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Resistive memory devices face challenges in securing a data sensing margin due to variations in dynamic characteristics of memory cells, leading to potential sensing failures when using a unique reference current.

Innovation Solution

The resistive memory device employs a data copy unit to temporarily store normal data and generate a copied cell current, along with a mirroring block to generate first and second reference currents, allowing a sensing unit to sense data based on these currents, thereby stabilizing the voltage level at a sensing node for accurate data retrieval.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a unique reference current is used for sensing data in resistive memory devices, then the device structure remains simple, but the data sensing margin cannot be secured due to variations in memory cell dynamic characteristics

Engineering Contradiction:
Improvedata sensing marginVSAvoidsensing circuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The sensing circuit is divided into multiple independent current generation units, with each unit dedicated to generating a reference current for a specific memory cell. This segmentation allows each memory cell to have its own optimized reference current, improving sensing margin while keeping the overall structure modular and manageable

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Each memory cell is assigned a dedicated current generation unit that generates a reference current tailored to its specific dynamic characteristics. This local customization ensures that each sensing operation uses the optimal reference current for that particular cell, maximizing sensing accuracy and margin

Inventive Principle:
Principle #3Local quality

2Reliability

If a unique reference current is used for all memory cells, then the circuit design is simplified, but sensing failures occur due to reference current variations

Engineering Contradiction:
Improvesensing accuracyVSAvoidreference current generation structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The reference current generation function is segmented into multiple independent units, with each unit responsible for generating a reference current for a specific memory cell. This eliminates the need for a single universal reference current and reduces sensing failures caused by reference current variations

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Instead of using a single unique reference current, the system creates multiple copies of the reference current generation function, with each copy customized for a specific memory cell. This copying approach allows each cell to have its own optimized reference current while maintaining a standardized design template

Inventive Principle:
Principle #26Copying

Data Source

PatentUS9019746B2Resistive memory device and method for driving the same
Publication Date: 2015.04.28 SK HYNIX INC
  • US9019746B2 patent drawing
  • US9019746B2 patent drawing
  • US9019746B2 patent drawing

AI summary

A resistive memory device includes a plurality of memory cells, each of which is configured to store a normal data, a first reference data corresponding to a first resistance state and a second reference data corresponding to a second resistance state, a data copy unit configured to temporarily store the normal data read from a selected memory cell and generate a copied cell current based on the stored normal data, a mirroring block configured to temporarily store the first and second reference data read from the selected memory cell, and to generate a first reference current and a second reference current based on the stored first and second reference data, respectively, and a sensing unit configured to sense the stored normal data based on the copied cell current and the first reference current and the second reference current.