Resistive Memory Electrode Formation via Spacer Template
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current resistive random access memory (RRAM) technologies face challenges in manufacturing complexity and cost due to multiple lithography patterning steps required for forming electrodes, which hinders device performance and scalability.
Innovation Solution
A method for forming a resistance variable memory structure with a simplified process that involves a single lithography patterning step for forming both electrodes, using a spacer etching process without additional lithography for the second electrode, and defining electrode width through opening dimensions, reducing manufacturing complexity and enabling better scalability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If multiple lithography patterning steps are used for forming electrodes, then electrode formation precision is improved, but manufacturing complexity and cost increase
Solution Approach 1:
A spacer layer is introduced as an intermediary element between the first electrode and the second electrode. The spacer is formed through a single lithography patterning step and subsequent etching, serving as a template that defines the position and dimensions of both electrodes. This intermediary structure enables precise electrode formation without requiring multiple complex lithography steps, thereby reducing manufacturing complexity while maintaining precision.
Solution Approach 2:
The spacer layer is formed in advance before the second electrode is created. By pre-defining the electrode positions and dimensions through the spacer structure, the subsequent electrode formation process is simplified. The spacer acts as a preliminary template that guides the formation of both electrodes, eliminating the need for multiple iterative lithography patterning steps.
2Manufacturing precision
If multiple lithography patterning steps are used for forming electrodes, then electrode positioning accuracy is improved, but manufacturing cost increases
Solution Approach 1:
The spacer layer serves as a cost-effective intermediary that defines electrode positions through a single lithography step. Instead of performing multiple expensive lithography operations, the spacer structure is formed once and then used as a template for electrode formation, significantly reducing manufacturing costs while maintaining positioning accuracy.
Solution Approach 2:
The spacer structure is created as a copy or template of the desired electrode configuration. By forming the spacer first and then using it to define the electrode positions and dimensions, the method replicates the precise geometric relationships needed for electrode positioning without requiring multiple lithography exposures, thereby reducing manufacturing costs.
3Device complexity
If simplified single lithography process is used, then manufacturing complexity is reduced, but electrode formation precision may deteriorate
Solution Approach 1:
The spacer layer acts as a precision-defining intermediary that compensates for the simplicity of the single lithography step. The spacer's dimensions and position are carefully controlled during formation, and it serves as a template that ensures precise electrode positioning and dimensions are achieved even though only one lithography patterning step is used.
Solution Approach 2:
The method changes the critical parameters from lithography patterning precision to spacer layer deposition and etching control. By shifting the precision requirements to the spacer formation process (which can be controlled through deposition thickness and etching selectivity), the electrode formation precision is maintained while using a simpler single lithography process.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach simplifies the manufacturing process, reduces costs, and enhances the scalability of RRAM devices by eliminating the need for multiple lithography patterning steps, thereby improving device performance and efficiency.
Implementation Method 1
By applying a specific voltage to each of the two electrodes, an electric resistance of the resistance variable layer is altered. The low and high resistances are utilized to indicate a digital signal '1' or '0'
Data Source
AI summary
A semiconductor structure includes a resistance variable memory structure. The semiconductor structure also includes a dielectric layer. The resistance variable memory structure is over the dielectric layer. The resistance variable memory structure includes a first electrode disposed over the dielectric layer. The first electrode has a sidewall surface. A resistance variable layer has a first portion which is disposed over the sidewall surface of the first electrode and a second portion which extends from the first portion away from the first electrode. A second electrode is over the resistance variable layer.