Resistive Memory Read Voltage Drift Compensation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Resistive memory cells, particularly Phase Change Memory (PCM), face challenges in maintaining reliable multi-level functionality due to temporal drift in current-voltage characteristics, which affects the differentiation between programmed states, leading to instability in read operations.
Innovation Solution
A method that involves reading back from reference cells to obtain a parameter for determining an actual read voltage for memory cells, compensating for drift by adjusting the read voltage over time to maintain a target read current, thereby counteracting temporal changes and variations in ambient temperature.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If a constant read voltage is applied to resistive memory cells, then the read operation is simple and fast, but the resistance and current drift over time leading to unreliable multi-level functionality
Solution Approach 1:
The patent applies dynamics by transitioning from a static constant read voltage to a dynamic read voltage that changes over time. The read voltage is adjusted based on drift compensation algorithms to maintain accurate differentiation between multiple resistance levels despite temporal drift in memory cell characteristics.
Solution Approach 2:
The patent implements parameter changes by modifying the read voltage parameter dynamically. Instead of using a fixed voltage, the system adjusts the voltage level based on observed drift characteristics and stored drift information, thereby compensating for temporal changes in resistance and current.
2Reliability
If reference cells are used to monitor drift behavior, then drift compensation is enabled, but the device complexity increases
Solution Approach 1:
The patent applies preliminary action by pre-characterizing drift behavior during manufacturing or initial operation. Drift information is stored in advance and used during subsequent read operations to compensate for drift, enabling proactive rather than reactive drift management.
Solution Approach 2:
The patent uses copying by creating reference copies of memory cells that exhibit similar drift characteristics. These reference cells are used to model and predict drift behavior in data cells, allowing indirect measurement and compensation without directly monitoring every cell.
3Quantity of substance
If multiple resistance levels are stored in PCM cells, then storage capacity increases and cost per bit decreases, but temporal drift affects the ability to differentiate between levels
Solution Approach 1:
The patent implements feedback by continuously monitoring read currents at multiple voltage levels and using this information to adjust subsequent read operations. Drift information is fed back into the system to refine voltage selection and maintain accurate level differentiation over time.
Solution Approach 2:
The patent applies another dimension by introducing a temporal dimension to the read voltage parameter. Instead of using only voltage magnitude for differentiation, the system also utilizes the timing and evolution of voltage application, allowing drift compensation while maintaining multi-level discrimination.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively compensates for drift and maintains a constant read current over time, ensuring reliable read measurements and reducing the impact of temporal changes and temperature variations, thus enhancing the stability of multi-level functionality in resistive memory cells.
Implementation Method 1
a measurement circuit (14) configured to read back from a number of reference cells to obtain a reading back parameter
Implementation Method 2
Joule heating may be controlled by a programming current or voltage pulse
Data Source
AI summary
A method for read measurement of a plurality N of resistive memory cells having a plurality M of programmable levels is suggested. The method includes a step of reading back from a number of reference cells to obtain a reading back parameter, a step of determining an actual read voltage for the N memory cells based on the obtained reading back parameter for obtaining a target read current at a following read measurement, and, a step of applying the determined actual read voltage to the N memory cells at the following read measurement.